Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74LVXT4066 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power–supply range (from $V_{\rm CC}$ to GND).

The LVXT4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances ($R_{\rm ON}$) are much more linear over input voltage than $R_{\rm ON}$ of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard LSTTL outputs. The input protection circuitry on this device allows overvoltage tolerance on the ON/OFF control inputs, allowing the device to be used as a logic–level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT4066 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT4066 to be used to interface 5.0 V circuits to 3.0 V circuits.

Features

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Analog Input Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Pb-Free Packages are Available*




http://onsemi.com

MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A






TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 M SUFFIX CASE 965




A = Assembly Location

WL or L = Wafer Lot Y = Year WW or W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



L Н

On

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVXT4066DR2	SOIC-14	2500 Tape & Reel
MC74LVXT4066DR2G	SOIC-14 (Pb-Free)	2500 Tape & Reel
MC74LVXT4066DTR2	TSSOP-14*	2500 Tape & Reel
MC74LVXT4066M	SOEIAJ-14	50 Units / Rail
MC74LVXT4066MG	SOEIAJ-14 (Pb-Free)	50 Units / Rail
MC74LVXT4066MEL	SOEIAJ-14	2000 Tape & Reel
MC74LVXT4066MELG	SOEIAJ-14 (Pb-Free)	2000 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb–Free.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{IS}	Analog Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I	DC Current Into or Out of Any Pin	-20	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating – SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	2.0	5.5	V
V _{IS}	Analog Input Voltage (Referenced to GND)	GND	V _{CC}	V
V _{in}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch	-	1.2	V
T _A	Operating Temperature, All Package Types	- 55	+ 85	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10) $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

			Vcc	Guar	anteed Lim	it	
Symbol	Parameter	Test Conditions	v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Voltage ON/OFF Control Inputs (Note 1)	R _{on} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	٧
V _{IL}	Maximum Low–Level Voltage ON/OFF Control Inputs (Note 1)	R _{on} = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
I _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	$V_{in} = V_{CC}$ or GND	5.5	± 0.1	± 1.0	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $V_{IO} = 0$ V	5.5	4.0	40	160	μΑ

^{1.} Specifications are for design target only. Not final specification limits.

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Guaranteed Limit		mit	
Symbol	Parameter	Test Conditions	v _{cc}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0† 3.0 4.5	— 40 25	— 45 28	— 50 35	Ω
		13 = 2.0 (1.194.00 1, 2)	5.5	20	25	30	
		$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND (Endpoints) $I_{S} \le 2.0$ mA (Figures 1, 2)	2.0 3.0 4.5 5.5	— 30 25 20	— 35 28 25	— 40 35 30	
ΔR_{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{\text{in}} = V_{\text{IH}} \\ &V_{\text{IS}} = 1/2 \left(V_{\text{CC}} - \text{GND} \right) \\ &I_{\text{S}} \leq 2.0 \text{ mA} \end{aligned}$	3.0 4.5 5.5	15 10 10	20 12 12	25 15 15	Ω
l _{off}	Maximum Off–Channel Leakage Current, Any One Channel	$V_{\text{in}} = V_{\text{IL}}$ $V_{\text{IO}} = V_{\text{CC}}$ or GND Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μΑ
I _{on}	Maximum On–Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND (Figure 4)	5.5	0.1	0.5	1.0	μΑ

[†]At supply voltage (V_{CC}) approaching 2 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, ON/OFF Control Inputs: $t_f = t_f = 6 \text{ ns}$)

		V _{CC}	Guaranteed Limit			
Symbol	Parameter	v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} ,	Maximum Propagation Delay, Analog Input to Analog Output	2.0	4.0	6.0	8.0	ns
t _{PHL}	(Figures 8 and 9)	3.0	3.0	5.0	6.0	
		4.5	1.0	2.0	2.0	
		5.5	1.0	2.0	2.0	
t_{PLZ} ,	Maximum Propagation Delay, ON/OFF Control to Analog Output	2.0	30	35	40	ns
t _{PHZ}	(Figures 10 and 11)	3.0	20	25	30	
		4.5	15	18	22	
		5.5	15	18	20	
t _{PZL} ,	Maximum Propagation Delay, ON/OFF Control to Analog Output	2.0	20	25	30	ns
t _{PZH}	(Figures 10 and 1 1)	3.0	12	14	15	
		4.5	8.0	10	12	
		5.5	8.0	10	12	
С	Maximum Capacitance ON/OFF Control Input	_	10	10	10	pF
	Control Input = GND					
	Analog I/O	_	35	35	35	
	Feedthrough	_	1.0	1.0	1.0	
		Typical @ 25°C, V _{CC} = 5.0 V				
C_{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*		15	5		pF

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	V _{CC}	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{aligned} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter Reads} - 3 \text{ dB} \\ &R_L &= 50 \ \Omega, \ C_L = 10 \text{ pF} \end{aligned}$	4.5 5.5	150 160	MHz
-	Off-Channel Feedthrough Isolation (Figure 6)		4.5 5.5	- 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 5.5	- 37 - 37	
-	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{aligned} &V_{in} \leq \text{ 1 MHz Square Wave } (t_r = t_f = 3 \text{ ns}) \\ &\text{Adjust } R_L \text{ at Setup so that } I_S = 0 \text{ A} \\ &R_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \end{aligned}$	4.5 5.5	100 200	mV _{PP}
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	4.5 5.5	50 100	
-	Crosstalk Between Any Two Switches (Figure 12)		4.5 5.5	- 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 5.5	- 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$\begin{aligned} f_{in} &= 1 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} &= \text{THD}_{Measured} - \text{THD}_{Source} \\ & V_{IS} = 4.0 \text{ V}_{PP} \text{ sine wave} \\ & V_{IS} = 5.0 \text{ V}_{PP} \text{ sine wave} \end{aligned}$	4.5 5.5	0.10 0.06	%

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} = 2.0 V, T = 25°C

Figure 1b. Typical On Resistance, $V_{CC} = 2.0 \text{ V}$




Figure 1c. Typical On Resistance, $V_{CC} = 3.0 \text{ V}$




Figure 1d. Typical On Resistance, V_{CC} = 4.5 V




Figure 1e. Typical On Resistance, $V_{CC} = 5.5 \text{ V}$




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{IH} or V_{IL} logic levels, V_{IH} being recognized as logic high and V_{IL} being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between V_{CC} and GND is six volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of six volts peak—to—peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (MosorbTM is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 6.0 V Application




Figure 17. Transient Suppressor Application




Figure 18. Low Voltage CMOS Interface





Figure 19. 4-Input Multiplexer

Figure 20. Sample/Hold Amplifier

PACKAGE DIMENSIONS


SOIC-14 **D SUFFIX** CASE 751A-03 ISSUE G



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.127
 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE A**




NOTES:

- DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 MIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
M	0°	8 °	0 °	8 °	

PACKAGE DIMENSIONS

SOEIAJ-14 **M SUFFIX** CASE 965-01 **ISSUE O**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Е	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
Q ₁	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.