

# NBSG11

## 2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL\* Outputs

### \*Reduced Swing ECL

The NBSG11 is a 1-to-2 differential fanout buffer, optimized for low skew and ultra-low JITTER.

Inputs incorporate internal 50  $\Omega$  termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), CML, LVCMOS, LVTTTL, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV.


- Maximum Input Clock Frequency up to 12 GHz Typical
- Maximum Input Data Rate up to 12 Gb/s Typical
- 30 ps Typical Rise and Fall Times
- 125 ps Typical Propagation Delay
- RSPECL Output with Operating Range:  $V_{CC} = 2.375$  V to 3.465 V with  $V_{EE} = 0$  V
- RSNECL Output with RSNECL or NECL Inputs with Operating Range:  $V_{CC} = 0$  V with  $V_{EE} = -2.375$  V to -3.465 V
- RSECL Output Level (400 mV Peak-to-Peak Output), Differential Output Only
- 50  $\Omega$  Internal Input Termination Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices




ON Semiconductor®

<http://onsemi.com>


#### MARKING DIAGRAM\*



**FCBGA-16**  
**BA SUFFIX**  
**CASE 489**



**QFN-16**  
**MN SUFFIX**  
**CASE 485G**



A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week

\*For further details, refer to Application Note  
AND8002/D

#### ORDERING INFORMATION

| Device     | Package            | Shipping           |
|------------|--------------------|--------------------|
| NBSG11BA   | 4x4 mm<br>FCBGA-16 | 100 Units / Tray   |
| NBSG11BAR2 | 4x4 mm<br>FCBGA-16 | 500 / Tape & Reel  |
| NBSG11MN   | 3x3 mm<br>QFN-16   | 123 Units / Rail   |
| NBSG11MNR2 | 3x3 mm<br>QFN-16   | 3000 / Tape & Reel |

| Board       | Description               |
|-------------|---------------------------|
| NBSG11BAEVB | NBSG11BA Evaluation Board |

# NBSG11




Figure 1. BGA-16 Pinout (Top View)




Figure 2. QFN-16 Pinout (Top View)

Table 1. Pin Description

| Pin         |           | Name                    | I/O                                  | Description   |
|-------------|-----------|-------------------------|--------------------------------------|---|
| BGA         | QFN       |                         |                                      |   |
| D1          | 1         | VTCLK                   | -                                    | Internal 50 $\Omega$ Termination Pin. See Table 2.  |
| C1          | 2         | $\overline{\text{CLK}}$ | ECL, CML, LVCMOS, LVDS, LVTTTL Input | Inverted Differential Input. Internal 75 k $\Omega$ to $V_{EE}$ and 36.5 k $\Omega$ to $V_{CC}$ .           |
| B1          | 3         | CLK                     | ECL, CML, LVCMOS, LVDS, LVTTTL Input | Noninverted Differential Input. Internal 75 k $\Omega$ to $V_{EE}$ .  |
| A1          | 4         | VTCLK                   | -                                    | Internal 50 $\Omega$ Termination Pin. See Table 2.  |
| B2,C2       | 5,16      | $V_{EE}$                | -                                    | Negative Supply Voltage   |
| A2,A3,D2,D3 | 6,7,14,15 | NC                      | -                                    | No Connect  |
| B3,C3       | 8,13      | $V_{CC}$                | -                                    | Positive Supply Voltage   |
| A4          | 9         | $\overline{Q1}$         | RSECL Output                         | Inverted Differential Output 1. Typically Terminated with 50 $\Omega$ to $V_{TT} = V_{CC} - 2 \text{ V}$    |
| B4          | 10        | Q1                      | RSECL Output                         | Noninverted Differential Output 1. Typically Terminated with 50 $\Omega$ to $V_{TT} = V_{CC} - 2 \text{ V}$ |
| C4          | 11        | $\overline{Q0}$         | RSECL Output                         | Inverted Differential output 0. Typically Terminated with 50 $\Omega$ to $V_{TT} = V_{CC} - 2 \text{ V}$    |
| D4          | 12        | Q0                      | RSECL Output                         | Noninverted Differential Output 0. Typically Terminated with 50 $\Omega$ to $V_{TT} = V_{CC} - 2 \text{ V}$ |
| N/A         | -         | EP                      | -                                    | Exposed Pad (Note 2)  |

1. The NC pins are electrically connected to the die and must be left open.
2. All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation. The thermally exposed pad on package bottom (see case drawing) must be attached to a heat-sinking conduit.
3. In the differential configuration when the input termination pins (VTCLK,  $\overline{\text{VTCLK}}$ ) are connected to a common termination voltage, and if no signal is applied then the device will be susceptible to self-oscillation.

# NBSG11




Figure 3. Logic Diagram

Table 2. Interfacing Options

| INTERFACING OPTIONS | CONNECTIONS   |
|---------------------|---|
| CML                 | Connect VTCLK and $\overline{VTCLK}$ to $V_{CC}$  |
| LVDS                | Connect VTCLK and $\overline{VTCLK}$ together   |
| AC-COUPLED          | Bias VTCLK and $\overline{VTCLK}$ Inputs within (VIHCMR) Common Mode Range  |
| RSECL, PECL, NECL   | Standard ECL Termination Techniques   |
| LVTTTL, LVCMOS      | An external voltage should be applied to the unused complementary differential input. Nominal voltage is 1.5 V for LVTTTL and $V_{CC}/2$ for LVCMOS inputs. |

Table 3. ATTRIBUTES

| Characteristics   | Value  |
|---|--|
| Internal Input Pulldown Resistor (CLK, $\overline{CLK}$ ) | 75 kΩ  |
| Internal Input Pullup Resistor ( $\overline{CLK}$ )       | 36.5 kΩ  |
| ESD Protection  | Human Body Model<br>Machine Model<br>> 2 kV<br>> 100 V |
| Moisture Sensitivity (Note 4)                             | FCBGA-16<br>QFN-16<br>Level 3<br>Level 1               |
| Flammability Rating                                       | Oxygen Index: 28 to 34<br>UL 94 V-0 @ 0.125 in         |
| Transistor Count  | 125  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test    |  |

4. For additional information, see Application Note AND8003/D.

# NBSG11

**Table 4. MAXIMUM RATINGS** (Note 5)

| Symbol            | Parameter  | Condition 1  | Condition 2  | Rating                                    | Units                        |
|-------------------|--|--|--|---|------------------------------|
| V <sub>CC</sub>   | Positive Power Supply                                | V <sub>EE</sub> = 0 V  |  | 3.6                                       | V                            |
| V <sub>EE</sub>   | Negative Power Supply                                | V <sub>CC</sub> = 0 V  |  | -3.6                                      | V                            |
| V <sub>I</sub>    | Positive Input<br>Negative Input                     | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V   | V <sub>I</sub> ≤ V <sub>CC</sub><br>V <sub>I</sub> ≥ V <sub>EE</sub> | 3.6<br>-3.6                               | V<br>V                       |
| V <sub>INPP</sub> | Differential Input Voltage  D - $\bar{D}$            | V <sub>CC</sub> - V <sub>EE</sub> ≥ 2.8 V<br>V <sub>CC</sub> - V <sub>EE</sub> < 2.8 V |  | 2.8<br> V <sub>CC</sub> - V <sub>EE</sub> | V<br>V                       |
| I <sub>out</sub>  | Output Current                                       | Continuous<br>Surge  |  | 25<br>50                                  | mA<br>mA                     |
| T <sub>A</sub>    | Operating Temperature Range                          | 16 FCBGA<br>16 QFN   |  | -40 to +70<br>-40 to +85                  | °C                           |
| T <sub>stg</sub>  | Storage Temperature Range                            |  |  | -65 to +150                               | °C                           |
| θ <sub>JA</sub>   | Thermal Resistance (Junction-to-Ambient)<br>(Note 6) | 0 LFPM<br>500 LFPM<br>0 LFPM<br>500 LFPM   | 16 FCBGA<br>16 FCBGA<br>16 QFN<br>16 QFN                             | 108<br>86<br>41.6<br>35.2                 | °C/W<br>°C/W<br>°C/W<br>°C/W |
| θ <sub>JC</sub>   | Thermal Resistance (Junction-to-Case)                | 1S2P (Note 6)<br>2S2P (Note 7)   | 16 FCBGA<br>16 QFN   | 5.0<br>4.0                                | °C/W<br>°C/W                 |
| T <sub>sol</sub>  | Wave Solder  | < 15 Seconds   |  | 225                                       | °C                           |

5. Maximum Ratings are those values beyond which device damage may occur.

6. JEDEC standard multilayer board - 1S2P (1 signal, 2 power).

7. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

**Table 5. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT** V<sub>CC</sub> = 2.5 V; V<sub>EE</sub> = 0 V (Note 8)

| Symbol             | Characteristic  | -40 °C                          |                                  |                             | 25 °C                           |                                  |                                | 70 °C(BGA)/85 °C(QFN)**         |                                  |                                | Unit |
|--------------------|---|---------------------------------|----------------------------------|-----------------------------|---------------------------------|----------------------------------|--------------------------------|---------------------------------|----------------------------------|--------------------------------|------|
|                    |   | Min                             | Typ                              | Max                         | Min                             | Typ                              | Max                            | Min                             | Typ                              | Max                            |      |
| I <sub>EE</sub>    | Negative Power Supply Current   | 45                              | 60                               | 75                          | 45                              | 60                               | 75                             | 45                              | 60                               | 75                             | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 9)  | 1450                            | 1530                             | 1575                        | 1525                            | 1565                             | 1600                           | 1550                            | 1590                             | 1625                           | mV   |
| V <sub>OUTPP</sub> | Output Amplitude Voltage  | 350                             | 410                              | 525                         | 350                             | 410                              | 525                            | 350                             | 410                              | 525                            | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)<br>(Note 11)                                    | V <sub>CC</sub> -<br>1435<br>mV | V <sub>CC</sub> -<br>1000<br>mV* | V <sub>CC</sub>             | V <sub>CC</sub> -<br>1435<br>mV | V <sub>CC</sub> -<br>1000<br>mV* | V <sub>CC</sub>                | V <sub>CC</sub> -<br>1435<br>mV | V <sub>CC</sub> -<br>1000<br>mV* | V <sub>CC</sub>                | V    |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)<br>(Note 12)                                     | V <sub>IH</sub> -<br>2.5 V      | V <sub>CC</sub> -<br>1400<br>mV* | V <sub>IH</sub> -<br>150 mV | V <sub>IH</sub> -<br>2.5 V      | V <sub>CC</sub> -<br>1400<br>mV* | V <sub>IH</sub> -<br>150<br>mV | V <sub>IH</sub> -<br>2.5 V      | V <sub>CC</sub> -<br>1400<br>mV* | V <sub>IH</sub> -<br>150<br>mV | V    |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 10) | 1.2                             |                                  | 2.5                         | 1.2                             |                                  | 2.5                            | 1.2                             |                                  | 2.5                            | V    |
| R <sub>TIN</sub>   | Internal Input Termination Resistor   | 45                              | 50                               | 55                          | 45                              | 50                               | 55                             | 45                              | 50                               | 55                             | Ω    |
| I <sub>IH</sub>    | Input HIGH Current (@ V <sub>IH</sub> , V <sub>IHMAX</sub> )                      |                                 | 80                               | 150                         |                                 | 80                               | 150                            |                                 | 80                               | 150                            | μA   |
| I <sub>IL</sub>    | Input LOW Current (@ V <sub>IL</sub> , V <sub>ILMIN</sub> )                       |                                 | 25                               | 100                         |                                 | 25                               | 100                            |                                 | 25                               | 100                            | μA   |

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

8. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.125 V to -0.965 V.

9. All loading with 50 Ω to V<sub>CC</sub> - 2.0 V. V<sub>OH</sub>/V<sub>OL</sub> measured at V<sub>IH</sub>/V<sub>IL</sub>.

10. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>. V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

11. V<sub>IH</sub> cannot exceed V<sub>CC</sub>.

12. V<sub>IL</sub> always ≥ V<sub>EE</sub>.

\*Typicals used for testing purposes.

\*\*The device packaged in FCBGA-16 have maximum temperature specification of 70°C and devices packaged in QFN-16 have maximum temperature specification of 85°C.

# NBSG11

**Table 6. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT**  $V_{CC} = 3.3\text{ V}$ ;  $V_{EE} = 0\text{ V}$  (Note 13)

| Symbol      | Characteristic   | -40 °C                  |                           |                        | 25 °C                   |                           |                        | 70 °C(BGA)/85 °C(QFN)** |                           |                        | Unit          |
|-------------|--|-------------------------|---------------------------|------------------------|-------------------------|---------------------------|------------------------|-------------------------|---------------------------|------------------------|---------------|
|             |  | Min                     | Typ                       | Max                    | Min                     | Typ                       | Max                    | Min                     | Typ                       | Max                    |               |
| $I_{EE}$    | Negative Power Supply Current  | 45                      | 60                        | 75                     | 45                      | 60                        | 75                     | 45                      | 60                        | 75                     | mA            |
| $V_{OH}$    | Output HIGH Voltage (Note 14)  | 2250                    | 2330                      | 2375                   | 2325                    | 2365                      | 2400                   | 2350                    | 2390                      | 2425                   | mV            |
| $V_{OUTPP}$ | Output Amplitude Voltage   | 350                     | 410                       | 525                    | 350                     | 410                       | 525                    | 350                     | 410                       | 525                    | mV            |
| $V_{IH}$    | Input HIGH Voltage (Single-Ended)<br>(Note 16)                                 | $V_{CC}-1435\text{ mV}$ | $V_{CC}-1000\text{ mV}^*$ | $V_{CC}$               | $V_{CC}-1435\text{ mV}$ | $V_{CC}-1000\text{ mV}^*$ | $V_{CC}$               | $V_{CC}-1435\text{ mV}$ | $V_{CC}-1000\text{ mV}^*$ | $V_{CC}$               | V             |
| $V_{IL}$    | Input LOW Voltage (Single-Ended)<br>(Note 17)                                  | $V_{IH}-2.5\text{ V}$   | $V_{CC}-1400\text{ mV}^*$ | $V_{IH}-150\text{ mV}$ | $V_{IH}-2.5\text{ V}$   | $V_{CC}-1400\text{ mV}^*$ | $V_{IH}-150\text{ mV}$ | $V_{IH}-2.5\text{ V}$   | $V_{CC}-1400\text{ mV}^*$ | $V_{IH}-150\text{ mV}$ | V             |
| $V_{IHCMR}$ | Input HIGH Voltage Common Mode Range (Note 15)<br>(Differential Configuration) | 1.2                     |                           | 3.3                    | 1.2                     |                           | 3.3                    | 1.2                     |                           | 3.3                    | V             |
| $R_{TIN}$   | Internal Input Termination Resistor  | 45                      | 50                        | 55                     | 45                      | 50                        | 55                     | 45                      | 50                        | 55                     | $\Omega$      |
| $I_{IH}$    | Input HIGH Current (@ $V_{IH}$ , $V_{IHMAX}$ )                                 |                         | 80                        | 150                    |                         | 80                        | 150                    |                         | 80                        | 150                    | $\mu\text{A}$ |
| $I_{IL}$    | Input LOW Current (@ $V_{IL}$ , $V_{ILMIN}$ )                                  |                         | 25                        | 100                    |                         | 25                        | 100                    |                         | 25                        | 100                    | $\mu\text{A}$ |

NOTE: SiGe Circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lpm is maintained.

13. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.925 V to -0.165 V.

14. All loading with 50  $\Omega$  to  $V_{CC} - 2.0\text{ V}$ .  $V_{OH}/V_{OL}$  measured at  $V_{IH}/V_{IL}$ .

15.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ .  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

16.  $V_{IH}$  cannot exceed  $V_{CC}$ .

17.  $V_{IL}$  always  $\geq V_{EE}$ .

\*Typicals used for testing purposes.

\*\*The device packaged in FCBGA-16 have maximum temperature specification of 70°C and devices packaged in QFN-16 have maximum temperature specification of 85°C.

# NBSG11

**Table 7. DC CHARACTERISTICS, NECL OR RSNECL INPUT WITH NECL OUTPUT**

$V_{CC} = 0\text{ V}$ ;  $V_{EE} = -3.465\text{ V}$  to  $-2.375\text{ V}$  (Note 18)

| Symbol      | Characteristic  | -40 °C                  |                           |                        | 25 °C                   |                           |                        | 70 °C(BGA)/85 °C(QFN)** |                           |                        | Unit          |
|-------------|---|-------------------------|---------------------------|------------------------|-------------------------|---------------------------|------------------------|-------------------------|---------------------------|------------------------|---------------|
|             |   | Min                     | Typ                       | Max                    | Min                     | Typ                       | Max                    | Min                     | Typ                       | Max                    |               |
| $I_{EE}$    | Negative Power Supply Current   | 45                      | 60                        | 75                     | 45                      | 60                        | 75                     | 45                      | 60                        | 75                     | mA            |
| $V_{OH}$    | Output HIGH Voltage (Note 19)   | -1050                   | -970                      | -925                   | -975                    | -935                      | -900                   | -950                    | -910                      | -875                   | mV            |
| $V_{OUTPP}$ | Output Amplitude Voltage  | 350                     | 410                       | 525                    | 350                     | 410                       | 525                    | 350                     | 410                       | 525                    | mV            |
| $V_{IH}$    | Input HIGH Voltage (Single-Ended) (Note 21)                                 | $V_{CC}-1435\text{ mV}$ | $V_{CC}-1000\text{ mV}^*$ | $V_{CC}$               | $V_{CC}-1435\text{ mV}$ | $V_{CC}-1000\text{ mV}^*$ | $V_{CC}$               | $V_{CC}-1435\text{ mV}$ | $V_{CC}-1000\text{ mV}^*$ | $V_{CC}$               | V             |
| $V_{IL}$    | Input LOW Voltage (Single-Ended) (Note 22)                                  | $V_{IH}-2.5\text{ V}$   | $V_{CC}-1400\text{ mV}^*$ | $V_{IH}-150\text{ mV}$ | $V_{IH}-2.5\text{ V}$   | $V_{CC}-1400\text{ mV}^*$ | $V_{IH}-150\text{ mV}$ | $V_{IH}-2.5\text{ V}$   | $V_{CC}-1400\text{ mV}^*$ | $V_{IH}-150\text{ mV}$ | V             |
| $V_{IHCMR}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 20) | $V_{EE}+1.2$            |                           | 0.0                    | $V_{EE}+1.2$            |                           | 0.0                    | $V_{EE}+1.2$            |                           | 0.0                    | V             |
| $R_{TIN}$   | Internal Input Termination Resistor   | 45                      | 50                        | 55                     | 45                      | 50                        | 55                     | 45                      | 50                        | 55                     | $\Omega$      |
| $I_{IH}$    | Input HIGH Current (@ $V_{IH}$ , $V_{IHMAX}$ )                              |                         | 80                        | 150                    |                         | 80                        | 150                    |                         | 80                        | 150                    | $\mu\text{A}$ |
| $I_{IL}$    | Input LOW Current (@ $V_{IL}$ , $V_{ILMIN}$ )                               |                         | 25                        | 100                    |                         | 25                        | 100                    |                         | 25                        | 100                    | $\mu\text{A}$ |

NOTE: SiGe circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

18. Input and output parameters vary 1:1 with  $V_{CC}$ .

19. All loading with  $50\ \Omega$  to  $V_{CC} - 2.0\text{ V}$ .  $V_{OH}/V_{OL}$  measured at  $V_{IH}/V_{IL}$ .

20.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

21.  $V_{IH}$  cannot exceed  $V_{CC}$ .

22.  $V_{IL}$  always  $\geq V_{EE}$ .

\*Typicals used for testing purposes.

\*\*The device packaged in FCBGA-16 have maximum temperature specification of 70°C and devices packaged in QFN-16 have maximum temperature specification of 85°C.

**Table 8. AC CHARACTERISTICS for FCBGA-16**

$V_{CC} = 0\text{ V}$ ;  $V_{EE} = -3.465\text{ V}$  to  $-2.375\text{ V}$  or  $V_{CC} = 2.375\text{ V}$  to  $3.465\text{ V}$ ;  $V_{EE} = 0\text{ V}$

| Symbol                   | Characteristic   | -40 °C |              |                | 25 °C  |              |                | 70 °C  |              |                | Unit |
|--------------------------|--|--------|--------------|----------------|--------|--------------|----------------|--------|--------------|----------------|------|
|                          |  | Min    | Typ          | Max            | Min    | Typ          | Max            | Min    | Typ          | Max            |      |
| $f_{max}$                | Maximum Frequency (See Figure 4. $F_{max}/\text{JITTER}$ ) (Note 23)   | 10.709 | 12           |                | 10.709 | 12           |                | 10.709 | 12           |                | GHz  |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Propagation Delay to Output Differential   | 90     | 125          | 160            | 90     | 125          | 160            | 90     | 125          | 160            | ps   |
| $t_{SKEW}$               | Duty Cycle Skew (Note 24)<br>Within-Device Skew (Note 25)<br>Device-to-Device Skew (Note 26)                           |        | 3<br>6<br>25 | 15<br>15<br>50 |        | 3<br>6<br>25 | 15<br>15<br>50 |        | 3<br>6<br>25 | 15<br>15<br>50 | ps   |
| $t_{JITTER}$             | RMS Random Clock Jitter<br>$f_{in} < 10\text{ GHz}$<br>Peak-to-Peak Data Dependent Jitter<br>$f_{in} < 10\text{ Gb/s}$ |        | 0.2<br>TBD   | 1              |        | 0.2<br>TBD   | 1              |        | 0.2<br>TBD   | 1              | ps   |
| $V_{INPP}$               | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 27)   | 75     |              | 2600           | 75     |              | 2600           | 75     |              | 2600           | mV   |
| $t_r$ ,<br>$t_f$         | Output Rise/Fall Times (20% - 80%) @ 1 GHz Q, $\bar{Q}$  | 20     | 30           | 55             | 20     | 30           | 55             | 20     | 30           | 55             | ps   |

23. Measured using a 500 mV source, 50% duty cycle clock source. All loading with  $50\ \Omega$  to  $V_{CC}-2.0\text{ V}$ . For minimum  $f_{max}$  value of 10.709 GHz, output amplitude is approximately 200 mV (as shown in Figure 4, where output P-P spec is shown as a minimum/guarantee of around 150 mV). Input edge rates 40 ps (20% - 80%).

24. See Figure 5.  $t_{SKEW} = |t_{PLH} - t_{PHL}|$  for a nominal 50% Differential Clock Input Waveform.

25. Within-Device skew is defined as identical transitions on similar paths through a device.

26. Device-to-device skew for identical transitions at identical  $V_{CC}$  levels.

27.  $V_{INPP}$  (MAX) cannot exceed  $V_{CC} - V_{EE}$ .

# NBSG11

**Table 9. AC CHARACTERISTICS for QFN-16**  $V_{CC} = 0\text{ V}$ ;  $V_{EE} = -3.465\text{ V}$  to  $-2.375\text{ V}$  or  $V_{CC} = 2.375\text{ V}$  to  $3.465\text{ V}$ ;  $V_{EE} = 0\text{ V}$

| Symbol                   | Characteristic   | -40 °C |              |                | 25 °C |              |                | 85 °C |              |                | Unit |
|--------------------------|--|--------|--------------|----------------|-------|--------------|----------------|-------|--------------|----------------|------|
|                          |  | Min    | Typ          | Max            | Min   | Typ          | Max            | Min   | Typ          | Max            |      |
| $f_{max}$                | Maximum Frequency<br>(See Figure 4. $F_{max}/JITTER$ ) (Note 28)   | 10.5   | 12           |                | 10.5  | 12           |                | 10.5  | 12           |                | GHz  |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Propagation Delay to<br>Output Differential  | 90     | 125          | 160            | 90    | 125          | 160            | 90    | 125          | 160            | ps   |
| $t_{SKEW}$               | Duty Cycle Skew (Note 29)<br>Within-Device Skew (Note 30)<br>Device-to-Device Skew (Note 31)                           |        | 3<br>6<br>25 | 15<br>15<br>50 |       | 3<br>6<br>25 | 15<br>15<br>50 |       | 3<br>6<br>25 | 15<br>15<br>50 | ps   |
| $t_{JITTER}$             | RMS Random Clock Jitter<br>$f_{in} < 10\text{ GHz}$<br>Peak-to-Peak Data Dependent Jitter<br>$f_{in} < 10\text{ Gb/s}$ |        | 0.2<br>TBD   | 1              |       | 0.2<br>TBD   | 1              |       | 0.2<br>TBD   | 1              | ps   |
| $V_{INPP}$               | Input Voltage Swing/Sensitivity<br>(Differential Configuration) (Note 32)  | 75     |              | 2600           | 75    |              | 2600           | 75    |              | 2600           | mV   |
| $t_r$<br>$t_f$           | Output Rise/Fall Times<br>(20% - 80%) @ 1 GHz  | 15     | 30           | 55             | 20    | 30           | 55             | 20    | 30           | 55             | ps   |


28. Measured using a 500 mV source, 50% duty cycle clock source. All loading with  $50\ \Omega$  to  $V_{CC}-2.0\text{ V}$ . For minimum  $f_{max}$  value of 10.5 GHz, output amplitude is approximately 200 mV (as shown in Figure 4, where output P-P spec is shown as a minimum/guarantee of around 150 mV). Input edge rates 40 ps (20% - 80%).

29. See Figure 5.  $t_{SKEW} = |t_{PLH} - t_{PHL}|$  for a nominal 50% Differential Clock Input Waveform.

30. Within-Device skew is defined as identical transitions on similar paths through a device.

31. Device-to-device skew for identical transitions at identical  $V_{CC}$  levels.

32.  $V_{INPP}$  (MAX) cannot exceed  $V_{CC} - V_{EE}$ .



**Figure 4. Output Voltage Amplitude ( $V_{OUTPP}$ ) / RMS Jitter vs. Input Frequency ( $f_{in}$ ) at Ambient Temperature (Typical)**

# NBSG11




Figure 5. AC Reference Measurement





Figure 6. Typical Termination for Output Driver and Device Evaluation  
(Refer to Application Note AND8020 - Termination of ECL Logic Devices)



# NBSG11

## PACKAGE DIMENSIONS

**FCBGA-16  
BA SUFFIX**  
PLASTIC 4X4 (mm) BGA FLIP CHIP PACKAGE  
CASE 489-01  
ISSUE O



**NOTES:**


1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

| MILLIMETERS |      |      |
|-------------|------|------|
| DIM         | MIN  | MAX  |
| A           | 1.40 | MAX  |
| A1          | 0.25 | 0.35 |
| A2          | 1.20 | REF  |
| b           | 0.30 | 0.50 |
| D           | 4.00 | BSC  |
| E           | 4.00 | BSC  |
| e           | 1.00 | BSC  |
| S           | 0.50 | BSC  |

# NBSG11

## PACKAGE DIMENSIONS


16 PIN QFN  
MN SUFFIX  
CASE 485G-01  
ISSUE O



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION D APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 3.00 BSC    |       | 0.118 BSC |       |
| B   | 3.00 BSC    |       | 0.118 BSC |       |
| C   | 0.80        | 1.00  | 0.031     | 0.039 |
| D   | 0.23        | 0.28  | 0.009     | 0.011 |
| E   | 1.75        | 1.85  | 0.069     | 0.073 |
| F   | 1.75        | 1.85  | 0.069     | 0.073 |
| G   | 0.50 BSC    |       | 0.020 BSC |       |
| H   | 0.875       | 0.925 | 0.034     | 0.036 |
| J   | 0.20 REF    |       | 0.008 REF |       |
| K   | 0.00        | 0.05  | 0.000     | 0.002 |
| L   | 0.35        | 0.45  | 0.014     | 0.018 |
| M   | 1.50 BSC    |       | 0.059 BSC |       |
| N   | 1.50 BSC    |       | 0.059 BSC |       |
| P   | 0.875       | 0.925 | 0.034     | 0.036 |
| R   | 0.60        | 0.80  | 0.024     | 0.031 |

**ON Semiconductor** and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

**Literature Fulfillment:**

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada