

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 3 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### **DESCRIPTION/ORDERING INFORMATION**

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	(TOP	VIEW)	
1 <del>0E</del>	] 1 `	48	2 <u>0E</u>
1Y1	2	47	] 1A1
1Y2	3	46	] 1A2
GND	4	45	] GND
1Y3	5	44	1A3
1Y4	6	43	] 1A4
V <sub>CC</sub>	7	42	] V <sub>CC</sub>
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	] GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	] GND
3Y3	16	33	3A3
3Y4	17	32	] 3A4
V <sub>CC</sub>	18	31	] V <sub>CC</sub>
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	] GND
4Y3	22	27	4A3
4Y4	23	26	4A4
4 <del>0E</del>	24	25	] 3 <u>0E</u>
	L		

DGG, DGV, OR DL PACKAGE

(TOD VIEW)

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	FBGA – GRD	Tono and roal	SN74ALVCH16244GRDR	VH244	
	FBGA – ZRD (Pb-free)	Tape and reel	SN74ALVCH16244ZRDR	− VΠ244	
	SSOP – DL	Tube	SN74ALVCH16244DL	ALVCH16244	
	550P - DL	Tape and reel	SN74ALVCH16244DLR	ALVUN16244	
–40°C to 85°C	TSSOP – DGG	Tono and roal	SN74ALVCH16244DGGR	ALVCH16244	
-40°C 10 85°C	1330P - DGG	Tape and reel	74ALVCH16244DGGRE4	ALVUN16244	
	TVSOP – DGV	Tono and roal	SN74ALVCH16244DGVR	VH244	
	TVSOP - DGV	Tape and reel	74ALVCH16244DGVRE4	¬ ∨⊓244	
	VFBGA – GQL	Tana and real	SN74ALVCH16244KR	VH244	
	VFBGA – ZQL (Pb-free)	Tape and reel	74ALVCH16244ZQLR	- VH244	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS www.ti.com

**DESCRIPTION/ORDERING INFORMATION (CONTINUED)** 

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 <del>0E</del>	NC	NC	NC	NC	2 <mark>0E</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
к	4 <del>0E</del>	NC	NC	NC	NC	3 <mark>0E</mark>

(1) NC - No internal connection

#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 <mark>0E</mark>	2 <mark>0E</mark>	NC	1A1
В	1Y3	1Y2	NC	NC	1A2	1A3
С	2Y1	1Y4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
Е	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V <sub>CC</sub>	V <sub>CC</sub>	3A4	4A1
Н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 <del>0E</del>	3 <mark>0E</mark>	NC	4A4


(1) NC – No internal connection

#### FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
н	Х	Z

GRD OR ZRD PACKAGE (TOP VIEW) 2 3 4 5 6 1 OOOOOOΑ OOOOOOВ 000000 С OOOOOOD Е 000000 F OOOOOOG 000000 Н 000000 J

SCES014K-JULY 1995-REVISED OCTOBER 2005



### LOGIC DIAGRAM (POSITIVE LOGIC)

Pin numbers shown are for the DGG, DGV, and DL packages.

## SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES014K-JULY 1995-REVISED OCTOBER 2005



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or	r GND		±100	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		36	
T <sub>stg</sub>	Storage temperature range	· · · ·	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

# **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$		
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-12	0
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Level and a deal answerd	$V_{CC} = 2.3 V$		12	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		$I_{OH} = -100 \ \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> – 0.2			
V <sub>OH</sub>		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2	· ·		
		$I_{OH} = -6 \text{ mA}$	2.3 V	2	· ·		
			2.3 V	1.7			V
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
	/oL I		3 V	2.4			
		$I_{OH} = -24 \text{ mA}$	3 V	2	· ·		
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		·	0.2	
		I <sub>OL</sub> = 4 mA	1.65 V		· ·	0.45	
.,		I <sub>OL</sub> = 6 mA	2.3 V		· ·	0.4	V
V <sub>OL</sub>		1 40	2.3 V		· ·	0.7	V
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4	
		I <sub>OL</sub> = 24 mA	3 V			0.55	
l <sub>l</sub>		$V_{I} = V_{CC} \text{ or } GND$	3.6 V		· ·	±5	μΑ
		V <sub>I</sub> = 0.58 V	1.65 V	25	·		
		V <sub>I</sub> = 1.07 V	1.65 V	-25			
		V <sub>I</sub> = 0.7 V	2.3 V	45	· ·		
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45	· ·		μA
		V <sub>I</sub> = 0.8 V	3 V	75	· ·		
		V <sub>1</sub> = 2 V	3 V	-75	· ·		
		$V_{\rm I} = 0$ to 3.6 V <sup>(2)</sup>	3.6 V		· ·	±500	
l <sub>oz</sub>		$V_{O} = V_{CC} \text{ or } GND$	3.6 V			±10	μΑ
I <sub>CC</sub>		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6 V		· ·	40	μΑ
∆l <sub>CC</sub>		One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA
<u> </u>	Control inputs		2.2.1/		3		~ <b>Г</b>
Ci	Data inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V			pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7		pF
				1			

(1)

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	$V_{CC}$ = 2.5 V ± 0.2 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		$V_{CC}$ = 2.5 V ± 0.2 V		$V_{CC}$ = 2.5 V ± 0.2 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		V <sub>CC</sub> =	V <sub>CC</sub> = 2.7 V		3.3 V 5 V	UNIT
	(INFUT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX													
t <sub>pd</sub>	А	Y	(1)	1	3.7		3.6	1	3	ns												
t <sub>en</sub>	OE	Y	(1)	1	5.7		5.4	1	4.4	ns												
t <sub>dis</sub>	ŌĒ	Y	(1)	1	5.2		4.6	1	4.1	ns												

(1) This information was not available at the time of publication.

## SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES014K-JULY 1995-REVISED OCTOBER 2005

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARA	METER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	$C_1 = 50 \text{ pF}$ . f = 10 MHz	(1)	16	19	рF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	4	5	рг

(1) This information was not available at the time of publication.

## SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES014K-JULY 1995-REVISED OCTOBER 2005


#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

N.	IN	PUT	N N	N	•	-	. v
V <sub>CC</sub>	V <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	C∟	RL	$V_{\Delta}$
1.8 V	v <sub>cc</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

30-Mar-2007

### **PACKAGING INFORMATION**

Texas ruments

www ti com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
74ALVCH16244DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16244DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16244DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16244DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16244GRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
74ALVCH16244ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
74ALVCH16244ZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74ALVCH16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16244DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16244DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16244KR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder



# PACKAGE OPTION ADDENDUM

30-Mar-2007


temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated