



## SPECIFICATIONS

Table 1.  $V_S = 5\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$ ,  $G=1$ ,  $R_L = 10\text{ k}\Omega$ ,  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  unless otherwise noted).

Parameter	Conditions	Min	Typ	Max	Unit
<b>INSTRUMENTATION AMPLIFIER</b>					
OFFSET VOLTAGE	$V_{OS\ RTI} = V_{OSI} + V_{OSO}/G$				
Input Offset, $V_{OSI}$			5	25	$\mu\text{V}$
Average Temperature Drift			0.01	0.05	$\mu\text{V}/^\circ\text{C}$
Output Offset, $V_{OSO}$			15	50	$\mu\text{V}$
Average Temperature Drift			0.02	0.1	$\mu\text{V}/^\circ\text{C}$
INPUT CURRENTS					
Input Bias Current	$T_A = 25^\circ\text{C}$		200	400	pA nA
Input Offset Current	$T_A = 25^\circ\text{C}$		50	100	pA nA
				0.5	
GAINS	1, 2, 4, 8, 16, 32, 64, 128				
Gain Error					
$G = 1$			0.1	0.3	%
$G = 2$ to 128			1	TBD	%
Gain Drift					
$G = 1$			2	10	ppm/ $^\circ\text{C}$
$G = 2$ to 128			2	10	ppm/ $^\circ\text{C}$
Gain Nonlinearity	$V_{OUT} = 0.1$ to $4.9\text{V}$				
$G = 1$			5		ppm
$G = 8$			TBD		ppm
$G = 128$			TBD		ppm
CMRR					
$G=1$		80	100		dB
$G=2$		86	106		dB
$G=4$		92	112		dB
$G=8$		98	118		dB
$G=16$		104	124		dB
$G=32$		110	130		dB
$G=64$		116	136		dB
$G=128$		122	142		dB
NOISE	$\text{Noise RTI} = \sqrt{e_{ni}^2 + (e_{no}/G)^2}$ $V_{IN+}, V_{IN-} = 2.5\text{V}$ ; $T_A = 25^\circ\text{C}$				
Input Voltage Noise, $e_{ni}$	$f = 1\text{ kHz}$ , $f = 0.1\text{ Hz to }10\text{ Hz}$		32		nV/ $\sqrt{\text{Hz}}$ $\mu\text{V p-p}$
Output Voltage Noise, $e_{no}$	$f = 0.01\text{ Hz to }1\text{ Hz}$ , $f = 1\text{ kHz}$ , $f = 0.1\text{ Hz to }10\text{ Hz}$ , $f = 0.01\text{ Hz to }1\text{ Hz}$		0.7	0.2	$\mu\text{V p-p}$ nV/ $\sqrt{\text{Hz}}$ $\mu\text{V p-p}$ $\mu\text{V p-p}$
OTHER INPUT CHARACTERISTICS					
Differential Input Impedance	Common Mode		10  5		$\text{G}\Omega  \text{pF}$
Common Mode Input Impedance	Differential		10  5		$\text{G}\Omega  \text{pF}$
Power Supply Rejection Ratio		100	110		dB
Input Operating Voltage Range		0.05		4.95	V
REFERENCE INPUT					
Input Impedance			10  10		$\text{G}\Omega  \text{pF}$
Voltage Range		0.05		4.95	V

<b>DYNAMIC PERFORMANCE</b>					
Gain Bandwidth Product			1		MHz
Slew Rate			0.6		V/ $\mu$ s
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage High	$R_L = 100k\Omega$ to ground	4.9	4.94		V
	$R_L = 10k\Omega$ to ground	4.8	4.88		V
Output Voltage Low	$R_L = 100k\Omega$ to 5V		60	100	mV
	$R_L = 10k\Omega$ to 5V		80	200	mV
Short-Circuit Current		10	20		mA
<b>DIGITAL INTERFACE</b>					
Input Voltage Low				1.0	V
Input Voltage High		4.0			V
Leakage Current				TBD	nA
Setup Time : $t_{DS}$		TBD			ns
Hold Time: $t_{DH}$		TBD			ns
Write Width: $t_{CS}$		TBD			ns
Gain switching time			TBD		ns
<b>OPERATIONAL AMPLIFIER</b>					
<b>INPUT CHARACTERISTICS</b>					
Offset Voltage, $V_{OS}$			10	30	$\mu$ V
Temperature Drift			0.01	0.05	$\mu$ V/ $^{\circ}$ C
Input Bias Current	$T_A = 25^{\circ}$ C		200	400	pA
				1	nA
Input Offset Current	$T_A = 25^{\circ}$ C		50	100	pA
				0.5	nA
Input Voltage Range		0.05		4.95	V
Open Loop Gain		TBD			V/mV
Common-Mode Rejection Ratio		100	110		dB
Power Supply Rejection Ratio		100	110		dB
Voltage Noise Density			17	TBD	nV/ $\sqrt$ Hz
Voltage Noise	$f = 0.1$ Hz to 10 Hz		0.4	TBD	$\mu$ V p-p
<b>DYNAMIC PERFORMANCE</b>					
Gain Bandwidth Product			1		MHz
Slew Rate			0.6		V/ $\mu$ s
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage High	$R_L = 100k\Omega$ to ground	4.9	4.96		V
	$R_L = 10k\Omega$ to ground	4.8	4.92		V
Output Voltage Low	$R_L = 100k\Omega$ to 5V		60	100	mV
	$R_L = 10k\Omega$ to 5V		80	200	mV
Short-Circuit Current		10	20		mA
<b>BOTH AMPLIFIERS</b>					
<b>POWER SUPPLY</b>					
Quiescent Current			3.5	4.5	mA
Quiescent Current (Shutdown)			1	10	$\mu$ A
SHD high to high output impedance			TBD		ns
SHD low to low output impedance			TBD		ns
Shutdown output impedance			TBD		G $\Omega$   pF

Table 2.  $V_S = 3.3\text{ V}$ ,  $V_{REF} = 1.65\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ ,  $G=1$ ,  $R_L = 10\text{ k}\Omega$ , unless otherwise noted).

Parameter	Conditions	Min	Typ	Max	Unit
<b>INSTRUMENTATION AMPLIFIER</b>					
OFFSET VOLTAGE	$V_{OS\ RTI} = V_{OSI} + V_{OSO}/G$				
Input Offset, $V_{OSI}$			5	25	$\mu\text{V}$
Average Temperature Drift			0.01	0.05	$\text{nV}/^\circ\text{C}$
Output Offset, $V_{OSO}$			15	50	$\mu\text{V}$
Average Temperature Drift			0.02	0.1	$\mu\text{V}/^\circ\text{C}$
INPUT CURRENTS					
Input Bias Current	$T_A = 25^\circ\text{C}$		200	400	$\text{pA}$
				1	$\text{nA}$
Input Offset Current	$T_A = 25^\circ\text{C}$		5	100	$\text{pA}$
				0.5	$\text{nA}$
GAINS	1, 2, 4, 8, 16, 32, 64, 128				
Gain Error					
$G=1$			0.1	0.3	%
$G=2$ to 128			1	TBD	%
Gain Drift					
$G=1$			2	10	$\text{ppm}/^\circ\text{C}$
$G=2$ to 128			2	10	
Gain Nonlinearity	0.1 to 3.2V				
$G=1$			TBD		$\text{ppm}$
$G=8$			TBD		$\text{ppm}$
$G=128$			TBD		$\text{ppm}$
CMRR					
$G=1$		80	100		$\text{dB}$
$G=2$		86	106		$\text{dB}$
$G=4$		92	112		$\text{dB}$
$G=8$		98	118		$\text{dB}$
$G=16$		104	124		$\text{dB}$
$G=32$		110	130		$\text{dB}$
$G=64$		116	136		$\text{dB}$
$G=128$		122	142		$\text{dB}$
NOISE	$\text{Noise RTI} = \sqrt{\text{eni}^2 + (\text{eno}/G)^2}$ $V_{IN+}, V_{IN-} = 2.5\text{V}; T_A = 25^\circ\text{C}$				
Input Voltage Noise, eni	$f = 1\text{ kHz}$		45		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 0.1\text{ Hz to }10\text{ Hz}$		0.7		$\mu\text{V p-p}$
	$f = 0.01\text{ Hz to }1\text{ Hz}$		0.2		$\mu\text{V p-p}$
Output Voltage Noise, eno	$f = 1\text{ kHz}$		60		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 0.1\text{ Hz to }10\text{ Hz}$		1		$\mu\text{V p-p}$
	$f = 0.01\text{ Hz to }1\text{ Hz}$		0.5		$\mu\text{V p-p}$
OTHER INPUT CHARACTERISTICS					
Differential Input Impedance	Common Mode		10  5		$\text{G}\Omega  \text{pF}$
Common Mode Input Impedance	Differential		10  5		$\text{G}\Omega  \text{pF}$
Power Supply Rejection Ratio		100	110		$\text{dB}$
Input Operating Voltage Range		0.05		3.25	V
REFERENCE INPUT					
Input Impedance			10  10		$\text{G}\Omega  \text{pF}$
Voltage Range		0.05		3.25	V


<b>DYNAMIC PERFORMANCE</b>					
Gain Bandwidth Product			1		MHz
Slew Rate			0.6		V/ $\mu$ s
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage High	$R_L = 100k\Omega$ to ground	3.2	3.24		V
	$R_L = 10k\Omega$ to ground	3.1	3.18		V
Output Voltage Low	$R_L = 100k\Omega$ to 3.3V		60	100	mV
	$R_L = 10k\Omega$ to 3.3V		80	200	mV
Short-Circuit Current		10	20		mA
<b>DIGITAL INTERFACE</b>					
Input Voltage Low				0.7	V
Input Voltage High		2.0			V
Leakage Current				TBD	nA
Setup Time : $t_{DS}$		TBD			ns
Hold Time: $t_{DH}$		TBD			ns
Write Width: $t_{CS}$		TBD			ns
Gain switching time			TBD		ns
<b>OPERATIONAL AMPLIFIER</b>					
<b>INPUT CHARACTERISTICS</b>					
Offset Voltage, $V_{OS}$			10	30	$\mu$ V
Temperature Drift			0.01	0.05	$\mu$ V/ $^{\circ}$ C
Input Bias Current	$T_A = 25^{\circ}$ C		200	400	pA
				1	nA
Input Offset Current	$T_A = 25^{\circ}$ C		50	100	pA
				0.5	nA
Input Voltage Range		0.05		3.25	V
Open Loop Gain		TBD			V/mV
Common-Mode Rejection Ratio		100	110		dB
Power Supply Rejection Ratio		100	110		dB
Voltage Noise Density			25	TBD	nV/ $\sqrt$ Hz
Voltage Noise	$f = 0.1$ Hz to 10 Hz		0.4	TBD	$\mu$ V p-p
<b>DYNAMIC PERFORMANCE</b>					
Gain Bandwidth Product			1		MHz
Slew Rate			0.6		V/ $\mu$ s
<b>OUTPUT CHARACTERISTICS</b>					
Output Voltage High	$R_L = 100k\Omega$ to ground	3.2	3.26		V
	$R_L = 10k\Omega$ to ground	3.1	3.12		V
Output Voltage Low	$R_L = 100k\Omega$ to 3.3V		60	100	mV
	$R_L = 10k\Omega$ to 3.3V		80	200	mV
Short-Circuit Current		10	20		mA
<b>BOTH AMPLIFIERS</b>					
<b>POWER SUPPLY</b>					
Quiescent Current			3	4	mA
Quiescent Current (Shutdown)			1	10	$\mu$ A
SHD high to high output impedance			TBD		ns
SHD low to low output impedance			TBD		ns
Shutdown output impedance			TBD		G $\Omega$   pF

### ABSOLUTE MAXIMUM RATINGS

Table 2. AD8231 Absolute Maximum Ratings

Parameter	Rating	
Supply Voltage	-65°C to +150°C	
Internal Power Dissipation		
Output Short Circuit Current		
Input Voltage (Common-Mode)		
Differential Input Voltage		
Storage Temperature		-40°C to +125°C
Operational Temperature Range		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.



16-Lead LFCSP (Chip Scale) Package

Pin Number	Mnemonic	Function	Pin Number	Mnemonic	Function
1	NC	No connect	9	REF	Reference Pin to set the Output Level
2	-INA	Negative Input for In-amp	10	OUTA	Output for In Amp
3	+INA	Positive Input for In-amp	11	GND	Power Supply Ground
4	NC	No connect	12	+Vs	Positive Power Supply
5	$\overline{\text{SDN}}$	Shut Down	13	$\overline{\text{WR}}$	Write Enable to latch gain setting
6	+INB	Positive Input for Undedicated Op Amp	14	A0	Gain Setting Bit
7	-INB	Negative Input for Undedicated Op Amp	15	A1	Gain Setting Bit
8	OUTB	Output for Undedicated Op Amp	16	A2	Gain Setting Bit

**GAIN SELECTION**

The AD8231's gain is set by voltages applied to the A0, A1, and A2 pins. High (HI) or low (LO) voltage limits are listed in the specifications section. To change the gain, the  $\overline{WR}$  pin must be driven low. When the  $\overline{WR}$  pin is driven high, the gain is latched, and voltages at the A0-A2 pins will have no effect. Table 3 is the truth table showing the different gain settings.

$\overline{WR}$	A2	A1	A0	Gain
LO	LO	LO	LO	1
LO	LO	LO	HI	2
LO	LO	HI	LO	4
LO	LO	HI	HI	8
LO	HI	LO	LO	16
LO	HI	LO	HI	32
LO	HI	HI	LO	64
LO	HI	HI	HI	128
HI	X	X	X	No change

Table 3 Truth table for AD8231's gain settings

