

1. General Description

This EPROM-Based 8-bit Micro-controller uses a fully static CMOS technology to achieve high speed, small size, low power and high noise immunity. Internal RC oscillator
On chip memory includes 1K words of EPROM, and 31 bytes of static RAM.

transmitters/receivers, pointing devices, and telecommunications processors, such as Remote controller, small instruments, chargers, toy, automobile and PC peripheral ... etc.

4. Pin Assignment

2. Features

- ◆ Fully CMOS static design
- ◆ 8-bit data bus
- ◆ On chip ROM size :1 K words
- ◆ Internal RAM size : 31 bytes
(25 general purpose registers, 6 special registers)
- ◆ 34 single word instructions
- ◆ 14-bit instructions
- ◆ 2-level stacks
- ◆ Operating voltage : 2.3V ~ 5.5 V
- ◆ Addressing modes include direct, indirect and relative addressing modes
- ◆ Power-on Reset
- ◆ Internal RC oscillator : 6.5MHz ~ 7.5MHz
- ◆ 12 I/O pins with their own independent direction control


MDT10P41A1P / MDT10P41A1S

PB4	1	16	PB3
PB5	2	15	PB2
PB6	3	14	PB1
PB7	4	13	PB0
Vdd	5	12	Vss
NC	6	11	PA3
NC	7	10	PA2
PA0	8	9	PA1

3. Applications

The application areas of this MDT10P41A1 range from appliance motor control and high speed automotive to low power remote

5. Block Diagram



6. Pin Function Description


Pin Name	I/O	Function Description
PA0	I/O	Open drain output pin with 130K ohm pull-high resistor for input.
PA1~PA3	I/O	Port A, TTL input level. PA1-PA3 are I/O pins with 50K ohm pull-high resistor for input.
PB0	I/O	I/O pin with 10K ohm pull-high resistor for input.
PB1	I/O	Open drain output with 10K ohm pull-high resistor for input.
PB2~PB3	I/O	Port B, TTL input level. PB2-PB3 are I/O pins with 35K ohm pull-low resistors for input.
PB4~PB7	I/O	Port B, TTL input level
Vdd		Power supply
Vss		Ground

7. Memory Map**(A) Register Map**

Address	Description
00	Indirect Addressing Register
01	Unimplemented
02	PC
03	STATUS
04	MSR
05	Port A
06	Port B
07~1F	Internal RAM, General Purpose Register

(1) IAR (Indirect Address Register) : R0

(2) PC (Program Counter) : R2



(3) STATUS (Status register) : R3

Bit	Symbol	Function
0	C	Carry bit
1	HC	Half Carry bit
2	Z	Zero bit
3	PF	Power loss Flag bit
4	—	Always read as high
5	page 0	Page select bit : 0 : 000H --- 1FFH 1 : 200H --- 3FFH
6—7	—	General purpose bit

(4) MSR (Memory Select Register) : R4

(5) PORT A : R5

Bit 3-0 : PA0~PA3, I/O Register
6-4 : Always read as high.
7 : Always read as zero.

(6) PORT B : R6

PB7~PB0, I/O Register

(7) CPIO A, CPIO B (Control Port I/O Mode Register)

The CPIO register is "write-only"
= "0", I/O pin in output mode;
= "1", I/O pin in input mode.

(8) EPROM Option by writer programming :

Security bit
Weak Disable
Disable
Enable

The default EPROM security is weak disable.

8. Reset Condition for all Registers

Register	Address	Power-On Reset
CPIO A	- -	1111 1111
CPIO B	- -	1111 1111
IAR	00h	-
PC	02h	1111 1111
STATUS	03h	0001 1xxx
MSR	04h	111x xxxx
PORT A	05h	- 111 xxxx
PORT B	06h	xxxx xxxx

Note : " x " = unknown, " - " = unimplemented, read as "0"

9. Instruction Set

Instruction Code	Mnemonic Operands	Function	Operating	Status
010000 00000000	NOP	No operation	None	
010000 00000010	SLEEP	Sleep mode	0 → WT, stop OSC	TF, PF
010000 00000100	RET	Return	Stack → PC	None
010000 00000rrr	CPIO R	Control I/O port register	W → CPIO r	None
010001 1rrrrrrr	STWR R	Store W to register	W → R	None
011000 trrrrrrr	LDR R, t	Load register	R → t	Z
111010 iiiiirii	LDWI I	Load immediate to W	I → W	None
010111 trrrrrrr	SWAPR R, t	Swap halves register	[R(0~3) ↔ R(4~7)] → t	None
011001 trrrrrrr	INCR R, t	Increment register	R + 1 → t	Z

This specification is subject to be changed without notice. Please visit our web site for the most updated information.

Instruction Code	Mnemonic Operands	Function	Operating	Status
011010 trrrrrrr	INCRSZ R, t	Increment register, skip if zero	$R + 1 \rightarrow t$	None
011011 trrrrrrr	ADDWR R, t	Add W and register	$W + R \rightarrow t$	C, HC, Z
011100 trrrrrrr	SUBWR R, t	Subtract W from register	$R - W \rightarrow t$ ($R+W+1 \rightarrow t$)	C, HC, Z
011101 trrrrrrr	DECR R, t	Decrement register	$R - 1 \rightarrow t$	Z
011110 trrrrrrr	DECRSZ R, t	Decrement register, skip if zero	$R - 1 \rightarrow t$	None
010010 trrrrrrr	ANDWR R, t	AND W and register	$R \cap W \rightarrow t$	Z
110100 iiiiii	ANDWI i	AND W and immediate	$i \cap W \rightarrow W$	Z
010011 trrrrrrr	IORWR R, t	Inclu. OR W and register	$R \cup W \rightarrow t$	Z
110101 iiiiii	IORWI i	Inclu. OR W and immediate	$i \cup W \rightarrow W$	Z
010100 trrrrrrr	XORWR R, t	Exclu. OR W and register	$R \oplus W \rightarrow t$	Z
110110 iiiiii	XORWI i	Exclu. OR W and immediate	$i \oplus W \rightarrow W$	Z
011111 trrrrrrr	COMR R, t	Complement register	$\neg R \rightarrow t$	Z
010110 trrrrrrr	RRR R, t	Rotate right register	$R(n) \rightarrow R(n-1), C \rightarrow R(7), R(0) \rightarrow C$	C
010101 trrrrrrr	RLR R, t	Rotate left register	$R(n) \rightarrow R(n+1), C \rightarrow R(0), R(7) \rightarrow C$	C
010000 1xxxxxxx	CLRW	Clear working register	$0 \rightarrow W$	Z
010001 0rrrrrrr	CLRR R	Clear register	$0 \rightarrow R$	Z
0000bb brrrrrrr	BCR R, b	Bit clear	$0 \rightarrow R(b)$	None
0010bb brrrrrrr	BSR R, b	Bit set	$1 \rightarrow R(b)$	None
0001bb brrrrrrr	BTSC R, b	Bit Test, skip if clear	Skip if $R(b)=0$	None
0011bb brrrrrrr	BTSS R, b	Bit Test, skip if set	Skip if $R(b)=1$	None
1000nn nnnnnnnn	LCALL n	Long CALL subroutine	$n \rightarrow PC,$ $PC+1 \rightarrow \text{Stack}$	None
1010nn nnnnnnnn	LJUMP n	Long JUMP to address	$n \rightarrow PC$	None
110000 nnnnnnnn	CALL n	Call subroutine	$n \rightarrow PC,$ $PC+1 \rightarrow \text{Stack}$	None
110001 iiiiii	RTWI i	Return, place immediate to W	$\text{Stack} \rightarrow PC,$ $i \rightarrow W$	None
11001n nnnnnnnn	JUMP n	JUMP to address	$n \rightarrow PC$	None

Note :

W	:	Working register	b	:	Bit position
CPIO	:	Control I/O port register	t	:	Target
HC	:	Half carry	0	:	Working register
Z	:	Zero flag	1	:	General register
C	:	Carry flag			
PF	:	Power loss flag	R	:	General register address
PC	:	Program Counter	i	:	Immediate data (8 bits)
OSC	:	Oscillator	n	:	Immediate address


This specification is subject to be changed without notice. Please visit our web site for the most updated information.

Inclu.	:	Inclusive ‘ ’	/	:	Complement
Exclu.	:	Exclusive ‘ ’	x	:	Don't care
AND	:	Logic AND ‘n’			


10. Electrical Characteristics

(Operating temperature at 25 °C).


Sym	Description	Condition	Min	Typ	Max	Unit
V _{DD}	Operating voltage		2.3		5.5	V
F _{osc}	Internal RC oscillator frequency	V _{DD} =5V	6.5	7	7.5	MHz
V _{IL}	Input Low Voltage PA, PB	V _{DD} =5V	-0.6		1.0	V
V _{IH}	Input high Voltage PA, PB	V _{DD} =5V	2.0		V _{DD}	V
I _{IL}	Input leakage current	V _{DD} =5V			+/-1	μA
V _{OL}	Output Low Voltage PA, PB	V _{DD} =5V, I _{OL} =20mA V _{DD} =5V, I _{OL} =5mA		0.5 0.2		V V
V _{OH}	Output High Voltage PA, PB	V _{DD} =5V, I _{OH} = -20mA V _{DD} =5V, I _{OH} = -5mA		4.0 4.7		V V
V _{pr}	Power Edge-detector Reset Voltage		1.2		1.5	V




12. (A) PB0 Equivalent Circuit



(B) PB1 Equivalent Circuit



(C) PB2 ~ PB3 Equivalent Circuit



(D) PB4 ~ PB7 Equivalent Circuit

