Freescale Semiconductor

Technical Data

Document Number: MRF1535N Rev. 10, 9/2006

√RoHS


RF Power Field Effect Transistors N-Channel Enhancement-Mode Lateral MOSFETs

Designed for broadband commercial and industrial applications with frequencies to 520 MHz. The high gain and broadband performance of these devices make them ideal for large-signal, common source amplifier applications in 12.5 volt mobile FM equipment.

- Specified Performance @ 520 MHz, 12.5 Volts Output Power — 35 Watts Power Gain — 10.0 dB Efficiency — 50%
- Capable of Handling 20:1 VSWR, @ 15.6 Vdc, 520 MHz, 2 dB Overdrive Features
- Excellent Thermal Stability
- Characterized with Series Equivalent Large Signal Impedance Parameters
- Broadband Full Power Across the Band: 135-175 MHz

400-470 MHz 450-520 MHz

- Broadband UHF/VHF Demonstration Amplifier Information Available
 Upon Request
- 200°C Capable Plastic Package
- N Suffix Indicates Lead-Free Terminations. RoHS Compliant.
- In Tape and Reel. T1 Suffix = 500 Units per 44 mm, 13 inch Reel.



MRF1535NT1




Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	-0.5, +40	Vdc
Gate-Source Voltage	V _{GS}	±20	Vdc
Drain Current — Continuous	۱ _D	6	Adc
Total Device Dissipation @ T _C = 25°C ⁽¹⁾ Derate above 25°C	P _D	135 0.50	W W/°C
Storage Temperature Range	T _{stg}	- 65 to +150	°C
Operating Junction Temperature	TJ	200	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value ⁽²⁾	Unit
Thermal Resistance, Junction to Case	$R_{ extsf{ heta}JC}$	0.90	°C/W

Table 3. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	1	260	°C

1. Calculated based on the formula $P_D = \frac{T_J - T_C}{R_{\theta,IC}}$

 MTTF calculator available at <u>http://www.freescale.com/rf</u>. Select Tools/Software/Application Software/Calculators to access the MTTF calculators by product.

NOTE - **CAUTION** - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.



Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics					
Drain-Source Breakdown Voltage ($V_{GS} = 0 \text{ Vdc}, I_D = 100 \mu \text{Adc}$)	V _{(BR)DSS}	60	_	—	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I _{DSS}	_	_	1	μAdc
Gate-Source Leakage Current (V _{GS} = 10 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	_	0.3	μAdc
On Characteristics					
Gate Threshold Voltage $(V_{DS} = 12.5 \text{ Vdc}, I_D = 400 \ \mu\text{A})$	V _{GS(th)}	1	_	2.6	Vdc
Drain-Source On-Voltage ($V_{GS} = 5 \text{ Vdc}, I_D = 0.6 \text{ A}$)	R _{DS(on)}	_	_	0.7	Ω
Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 2.0 Adc)	V _{DS(on)}	—	_	1	Vdc
Dynamic Characteristics	ŀ				
Input Capacitance (Includes Input Matching Capacitance) $(V_{DS} = 12.5 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C _{iss}	_	_	250	pF
Output Capacitance $(V_{DS} = 12.5 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C _{oss}	-	_	150	pF
Reverse Transfer Capacitance (V _{DS} = 12.5 Vdc, V _{GS} = 0 V, f = 1 MHz)	C _{rss}	-	-	20	pF
RF Characteristics (In Freescale Test Fixture)		•	•	•	
$ Common - Source Amplifier Power Gain \\ (V_{DD} = 12.5 Vdc, P_{out} = 35 Watts, I_{DQ} = 500 mA) \qquad f = 520 \text{ MHz} $	G _{ps}	_	13.5	_	dB
Drain Efficiency (V _{DD} = 12.5 Vdc, P _{out} = 35 Watts, I _{DQ} = 500 mA) f = 520 MHz	η	-	55	—	%

ble 4 Electrical Characteristics (T 25°C nlo oth notod)







Figure 1. 135 - 175 MHz Broadband Test Circuit



TYPICAL CHARACTERISTICS, 135 - 175 MHz









TYPICAL CHARACTERISTICS, 135 - 175 MHz















Figure 7. Drain Efficiency versus Biasing Current







B1	Ferroxcube VK200	C21	1.8 pF, 100 mil Chip Capacitor
C1	160 pF, 100 mil Chip Capacitor	L1	47.5 nH, 5 Turn, Coilcraft
C2	3 pF, 100 mil Chip Capacitor	N1, N2	Type N Flange Mounts
C3	3.6 pF, 100 mil Chip Capacitor	R1	500 Ω Chip Resistor (0805)
C4	2.2 pF, 100 mil Chip Capacitor	R2	1 k Ω Chip Resistor (0805)
C5	10 pF, 100 mil Chip Capacitor	R3	33 kΩ, 1/8 W Chip Resistor
C6, C7	16 pF, 100 mil Chip Capacitors	Z1	0.480" x 0.080" Microstrip
C8, C15, C16	27 pF, 100 mil Chip Capacitors	Z2	1.070" x 0.080" Microstrip
C9	43 pF, 100 mil Chip Capacitor	Z3	0.290" x 0.080" Microstrip
C10, C14, C25	160 pF, 100 mil Chip Capacitors	Z4	0.160" x 0.080" Microstrip
C11, C22	10 µF, 50 V Electrolytic Capacitors	Z5, Z8	0.120" x 0.080" Microstrip
C12, C24	1,200 pF, 100 mil Chip Capacitors	Z6, Z7	0.120" x 0.223" Microstrip
C13, C23	0.1 μF, 100 mil Chip Capacitors	Z9	1.380" x 0.080" Microstrip
C17, C18	24 pF, 100 mil Chip Capacitors	Z10	0.625" x 0.080" Microstrip
C19	160 pF, 100 mil Chip Capacitor	Board	Glass Teflon [®] , 31 mils
C20	8.2 pF, 100 mil Chip Capacitor		

Figure 10. 450 - 520 MHz Broadband Test Circuit





TYPICAL CHARACTERISTICS, 450 - 520 MHz























TYPICAL CHARACTERISTICS, 450 - 520 MHz

80


70

MRF1535NT1 MRF1535FNT1

70


60

TYPICAL CHARACTERISTICS



This above graph displays calculated MTTF in hours x ampere² drain current. Life tests at elevated temperatures have correlated to better than $\pm 10\%$ of the theoretical prediction for metal failure. Divide MTTF factor by I_D^2 for MTTF in a particular application.





 V_{DD} = 12.5 V, I_{DQ} = 250 mA, P_{out} = 35 W

f MHz	Z _{in} Ω	Ζ_{ΟL}* Ω
135	5.0 + j0.9	1.7 + j0.2
155	5.0 + j0.9	1.7 + j0.2
175	3.0 + j1.0	1.3 + j0.1

- Z_{in} = Complex conjugate of source impedance.
- $$\begin{split} Z_{OL}{}^{\star} &= & Complex \ conjugate \ of \ the \ load \\ & impedance \ at \ given \ output \ power, \\ & voltage, \ frequency, \ and \ \eta_D > 50 \ \%. \end{split}$$

 V_{DD} = 12.5 V, I_{DQ} = 500 mA, P_{out} = 35 W

f MHz	Z _{in} Ω	Ζ_{ΟL}* Ω
450	0.8 - j1.4	1.0 - j0.8
470	0.9 - j1.4	1.1 - j0.6
500	1.0 - j1.4	1.1 - j0.6
520	0.9 - j1.4	1.1 - j0.5

Z_{in} = Complex conjugate of source impedance.

 Z_{OL}^{\star} = Complex conjugate of the load impedance at given output power, voltage, frequency, and $\eta_D > 50$ %.

Note: Z_{OL}^{\star} was chosen based on tradeoffs between gain, drain efficiency, and device stability.




Figure 20. Series Equivalent Input and Output Impedance

I_{DQ} = 250 mA

f	S	S ₁₁		S ₂₁		12	S	22
MHz	S ₁₁	$\angle \phi$	S ₂₁	$\angle \phi$	S ₁₂	$\angle \phi$	S ₂₂	$\angle \phi$
50	0.89	-173	8.496	83	0.014	-26	0.76	- 170
100	0.90	-175	3.936	72	0.014	-14	0.79	- 170
150	0.91	-175	2.429	63	0.011	-23	0.82	- 170
200	0.92	-175	1.627	57	0.010	-44	0.86	- 170
250	0.94	-176	1.186	53	0.007	-16	0.88	- 170
300	0.95	-176	0.888	49	0.005	-44	0.91	-171
350	0.96	-176	0.686	48	0.005	36	0.92	- 170
400	0.96	-176	0.568	44	0.005	-1	0.94	-171
450	0.97	-176	0.457	44	0.004	49	0.94	- 172
500	0.97	-176	0.394	44	0.003	-51	0.95	- 171
550	0.98	-176	0.332	42	0.001	31	0.95	- 173
600	0.98	- 177	0.286	41	0.013	99	0.94	-173

I_{DQ} = 1.0 A

f	S	11	S	21	S	12	S	22
MHz	S ₁₁	$\angle \phi$	S ₂₁	$\angle \phi$	S ₁₂	$\angle \phi$	S ₂₂	$\angle \phi$
50	0.90	-173	8.49	83	0.006	-39	0.86	-176
100	0.90	-175	3.92	72	0.009	-5	0.86	-176
150	0.91	-175	2.44	63	0.006	7	0.87	-176
200	0.92	-175	1.62	57	0.008	21	0.88	-175
250	0.94	-176	1.19	53	0.006	8	0.89	-174
300	0.95	-176	0.89	48	0.008	3	0.89	-174
350	0.96	-176	0.69	48	0.007	48	0.91	-174
400	0.96	-176	0.57	44	0.004	41	0.93	-173
450	0.97	-176	0.46	44	0.004	43	0.93	-173
500	0.97	-176	0.39	44	0.003	57	0.94	-173
550	0.98	-176	0.33	41	0.006	62	0.94	-174
600	0.98	-177	0.28	41	0.009	96	0.93	-173

I_{DQ} = 2.0 A

f	S	11	S	S ₂₁ S ₁₂		12	S	22
MHz	S ₁₁	$\angle \phi$	S ₂₁	$\angle \phi$	S ₁₂	$\angle \phi$	S ₂₂	$\angle \phi$
50	0.94	-176	9.42	88	0.005	-72	0.89	-177
100	0.94	-178	4.56	82	0.005	4	0.89	-177
150	0.94	-178	2.99	78	0.003	7	0.89	-177
200	0.94	-178	2.14	74	0.005	17	0.90	-176
250	0.95	-178	1.67	71	0.004	40	0.90	-175
300	0.95	-178	1.32	67	0.007	35	0.91	-175
350	0.95	-178	1.08	67	0.005	57	0.92	-174
400	0.96	-178	0.93	63	0.003	50	0.93	-173
450	0.96	-178	0.78	62	0.007	68	0.93	-173
500	0.96	-177	0.68	61	0.004	99	0.94	-173
550	0.97	-177	0.59	58	0.008	78	0.93	-175
600	0.97	-178	0.51	57	0.009	92	0.92	-174

DESIGN CONSIDERATIONS

This device is a common-source, RF power, N-Channel enhancement mode, Lateral <u>Metal-Oxide Semiconductor</u> <u>Field-Effect Transistor (MOSFET)</u>. Freescale Application Note AN211A, "FETs in Theory and Practice", is suggested reading for those not familiar with the construction and characteristics of FETs.

This surface mount packaged device was designed primarily for VHF and UHF mobile power amplifier applications. Manufacturability is improved by utilizing the tape and reel capability for fully automated pick and placement of parts. However, care should be taken in the design process to insure proper heat sinking of the device.


The major advantages of Lateral RF power MOSFETs include high gain, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage.

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between all three terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (C_{gd}), and gate-to-source (C_{gs}). The PN junction formed during fabrication of the RF MOSFET results in a junction capacitance from drain-to-source (C_{ds}). These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The C_{iss} can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- 2. Positive voltage of the drain in respect to source and zero volts at the gate.

In the latter case, the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



DRAIN CHARACTERISTICS

One critical figure of merit for a FET is its static resistance in the full-on condition. This on-resistance, $R_{DS(on)}$, occurs in the linear region of the output characteristic and is specified at a specific gate-source voltage and drain current. The drain-source voltage under these conditions is termed $V_{DS(on)}$. For MOSFETs, $V_{DS(on)}$ has a positive temperature coefficient at high temperatures because it contributes to the power dissipation within the device.

 $\mathsf{BV}_{\mathsf{DSS}}$ values for this device are higher than normally required for typical applications. Measurement of $\mathsf{BV}_{\mathsf{DSS}}$ is not recommended and may result in possible damage to the device.

GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The DC input resistance is very high - on the order of $10^9 \Omega$ — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage to the gate greater than the gate-to-source threshold voltage, $V_{GS(th)}$.

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended. Using a resistor to keep the gate-to-source impedance low also helps dampen transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

DC BIAS

Since this device is an enhancement mode FET, drain current flows only when the gate is at a higher potential than the source. RF power FETs operate optimally with a quiescent drain current (I_{DQ}), whose value is application dependent. This device was characterized at $I_{DQ} = 150$ mA, which is the suggested value of bias current for typical applications. For special applications such as linear amplification, I_{DQ} may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may generally be just a simple resistive divider network. Some special applications may require a more elaborate bias system.

GAIN CONTROL

Power output of this device may be controlled to some degree with a low power dc control signal applied to the gate, thus facilitating applications such as manual gain control, ALC/AGC and modulation systems. This characteristic is very dependent on frequency and load line.


AMPLIFIER DESIGN

Impedance matching networks similar to those used with bipolar transistors are suitable for this device. For examples see Freescale Application Note AN721, "Impedance Matching Networks Applied to RF Power Transistors." Large-signal impedances are provided, and will yield a good first pass approximation.

Since RF power MOSFETs are triode devices, they are not unilateral. This coupled with the very high gain of this device yields a device capable of self oscillation. Stability may be achieved by techniques such as drain loading, input shunt resistive loading, or output to input feedback. The RF test fixture implements a parallel resistor and capacitor in series with the gate, and has a load line selected for a higher efficiency, lower gain, and more stable operating region.

Two-port stability analysis with this device's S-parameters provides a useful tool for selection of loading or feedback circuitry to assure stable operation. See Free-scale Application Note AN215A, "RF Small-Signal Design Using Two-Port Parameters" for a discussion of two port network theory and stability.

PACKAGE DIMENSIONS




DRAIN ID NOTE 6 6 3 5 2 1 4 E2 VIEW Y-Y

NOTES:

CASE 1264-09 ISSUE K TO-272-6 WRAP PLASTIC **MRF1535NT1**

- VO IES: 1. CONTROLLING DIMENSION: INCH. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DATUM PLANE -H- IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE DATUME AND CAN
- TOP OF THE PARTING LINE.
 DIMENSION D AND ET DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.006 PER SIDE. DIMENSION D AND ET DO
- 0.006 PER SIDE. DIMENSION D AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
 5. DIMENSIONS 51 AND 53 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.005 TOTAL IN EXCESS OF THE 51 AND 52 DIMENSIONS AT MAXIMUM MATERIAL CONDITION.
 6. CROSSHATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.098	0.108	2.49	2.74	
A1	0.000	0.004	0.00	0.10	
A2	0.100	0.104	2.54	2.64	
D	0.928	0.932	23.57	23.67	
D1	0.806	0.814	20.47	20.68	
Е	0.296	0.304	7.52	7.72	
E1	0.248	0.252	6.30	6.40	
E2	0.241	0.245	6.12	6.22	
L	0.060	0.070	1.52	1.78	
b1	0.193	0.199	4.90	5.05	
b2	0.078	0.084	1.98	2.13	
b3	0.088	0.094	2.24	2.39	
c1	0.007	0.011	0.18	0.28	
е	0.193	BSC	4.90	BSC	
r1	0.063	0.068	1.60 0 °	1.73	
θ	0 °	0° 6°		6 °	
aaa	0.0	004	0.	10	



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

