

FEATURES

- 365ps propagation delay
- 2.0GHz toggle frequency
- Internal 75KΩ input pull-down resistors
- Available in 8-pin SOIC package


DESCRIPTION

The SY10/100EL52 are differential data, differential clock D flip-flops. These devices are functionally equivalent to the E452 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E452, the EL52 is ideally suited for those applications which require the ultimate in AC performance.

Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs also allow the EL52 to be used as a negative edge triggered device.

The EL52 employs input clamping circuitry so that, under open input conditions (pulled down to VEE), the outputs of the device will remain stable.

PIN CONFIGURATION/BLOCK DIAGRAM



**SOIC
TOP VIEW**

PIN NAMES

Pin	Function
D	Data Input
CLK	Clock Input
Q	Data Output

TRUTH TABLE⁽¹⁾

D	CLK	Q
L	Z	L
H	Z	H

NOTE:

1. Z = LOW-to-HIGH transition.

DC ELECTRICAL CHARACTERISTICSV_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
I _{EE}	Power Supply Current	10EL	—	21	25	17	21	25	17	21	25	17	21	25	mA
		100EL	—	21	25	17	21	25	17	21	25	19	24	29	
V _{EE}	Power Supply Voltage	10EL	-4.75	-5.2	-5.5	-4.75	-5.2	-5.5	-4.75	-5.2	-5.5	-4.75	-5.2	-5.5	V
		100EL	-4.20	-4.5	-5.5	-4.20	-4.5	-5.5	-4.20	-4.5	-5.5	-4.20	-4.5	-5.5	
I _{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	—	—	150	μA	

AC ELECTRICAL CHARACTERISTICSV_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
f _{MAX}	Maximum Toggle Frequency	1.8	2.5	—	2.2	2.8	—	2.2	2.8	—	2.2	2.8	—	GHz
t _{PLH} t _{PHL}	Propagation Delay to Output CLK	235	335	515	275	365	465	275	365	465	320	410	510	ps
t _S	Set-up Time	125	0	—	125	0	—	125	0	—	125	0	—	ps
t _H	Hold Time	150	50	—	150	50	—	150	50	—	150	50	—	ps
t _{PW}	Minimum Pulse Width	400	—	—	400	—	—	400	—	—	400	—	—	ps
V _{PP}	Minimum Input Swing ⁽¹⁾	150	—	—	150	—	—	150	—	—	150	—	—	mV
V _{CMR}	Common Mode Range ⁽²⁾													V
	D (10EL)	-0.4	—	-1.6	-0.4	—	-1.6	-0.4	—	-1.6	-0.4	—	-1.6	
	D (100EL)	-0.4	—	-1.2	-0.4	—	-1.2	-0.4	—	-1.2	-0.4	—	-1.2	
	CLK (10EL)	-0.6	—	(3)	-0.6	—	(3)	-0.6	—	(3)	-0.6	—	(3)	
CLK (100EL)	-0.8	—	(3)	-0.8	—	(3)	-0.8	—	(3)	-0.8	—	(3)		
t _r t _f	Output Rise/Fall Times Q (20% to 80%)	100	225	350	100	225	350	100	225	350	100	225	350	ps


NOTES:

- Minimum input swing for which AC parameters are guaranteed.
- The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V.
- The lower end of the CMR range is dependent on V_{EE} and is equal to V_{EE} + 3.0V.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY10EL52ZC	Z8-1	Commercial
SY10EL52ZCTR	Z8-1	Commercial
SY100EL52ZC	Z8-1	Commercial
SY100EL52ZCTR	Z8-1	Commercial

8 LEAD SOIC .150" WIDE (Z8-1)



- NOTES:**
1. DIMENSIONS ARE IN INCHES[MM].
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.006[0.152] PER SIDE.

Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated
