

Data Sheet June 1999 File Number 2262.2

# 9A, 100V, 0.250 Ohm, N-Channel Power MOSFET

This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Formerly developmental type TA17401.

# Ordering Information


PART NUMBER	PACKAGE	BRAND
BUZ72A	TO-220AB	BUZ72A

NOTE: When ordering, use the entire part number.

#### **Features**


- 9A, 100V
- $r_{DS(ON)} = 0.250\Omega$
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- · Majority Carrier Device
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

### Symbol



### Packaging

#### JEDEC TO-220AB



# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	BUZ72A	UNITS
Drain to Source Breakdown Voltage (Note 1)	100	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	100	V
Continuous Drain Current	9	Α
Pulsed Drain Current (Note 3)	36	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	40	W
Linear Derating Factor	0.32	W/oC
Operating and Storage Temperature	-55 to 150	οС
DIN Humidity Category - DIN 40040	Е	
IEC Climatic Category - DIN IEC 68-1	55/150/56	
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	°С
Package Body for 10s, See Techbrief 334	260	°С

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

#### **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	100	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 1mA (Figure 9)	2.1	3	4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$T_J = 25^{\circ}C$ , $V_{DS} = 100V$ , $V_{GS} = 0V$	-	20	250	μΑ
		T <sub>J</sub> = 125°C, V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V	-	100	1000	μА
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20V, V <sub>DS</sub> = 0V	-	10	100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 5A, V <sub>GS</sub> = 10V (Figure 8)	-	0.23	0.250	Ω
Forward Transconductance (Note 2)	9fs	V <sub>DS</sub> = 25V, I <sub>D</sub> = 5A (Figure 11)	2.7	3.8	-	S
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{CC} = 30V$ , $I_D \approx 2.9A$ , $V_{GS} = 10V$ , $R_{GS} = 50\Omega$ , $R_L = 10\Omega$	-	20	30	ns
Rise Time	t <sub>r</sub>		-	45	70	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	70	90	ns
Fall Time	t <sub>f</sub>		-	55	70	ns
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz (Figure 10)	-	450	600	pF
Output Capacitance	Coss		-	150	240	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	80	130	pF
Thermal Resistance Junction to Case	$R_{\theta JC}$			≤3.1		°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			≤75		°C/W

#### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	$T_C = 25^{\circ}C$	-	-	9	А
Pulsed Source to Drain Current	I <sub>SDM</sub>		-	-	36	А
Source to Drain Diode Voltage	V <sub>SD</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 18A$ , $V_{GS} = 0V$ , (Figure 12)	-	1.5	2	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 9A$ , $dI_{SD}/dt = 100A/\mu s$ ,	-	170	-	ns
Reverse Recovery Charge	Q <sub>RR</sub>	$V_R = 30V$	-	0.30	-	μС

#### NOTES:

- 2. Pulse Test: Pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
- 3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS

#### Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 6. TRANSFER CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 7. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. TRANSCONDUCTANCE vs DRAIN CURRENT

## Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 12. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 13. GATE TO SOURCE VOLTAGE vs GATE CHARGE

#### Test Circuits and Waveforms




FIGURE 14. SWITCHING TIME TEST CIRCUIT




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 15. RESISTIVE SWITCHING WAVEFORMS




FIGURE 17. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA** 

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029