

LCP1521S/LCP152DEE

ASD
(Application Specific Devices)

PROGRAMMABLE TRANSIENT VOLTAGE SUPPRESSOR FOR SLIC PROTECTION

FEATURES

- Dual programmable transient suppressor
- Wide negative firing voltage range: V_{MGL} = -150 V max.
- Low dynamic switching voltages: V_{FP} and V_{DGL}
- Low gate triggering current: I_{GT} = 5 mA max
- Peak pulse current: $I_{PP} = 30 \text{ A} (10/1000 \text{ µs})$
- Holding current: I_H = 150 mA min
- Low space consuming package

DESCRIPTION

These devices have been especially designed to protect new high voltage, as well as classical SLICs, against transient overvoltages.

Positive overvoltages are clamped by 2 diodes. Negative surges are suppressed by 2 thyristors, their breakdown voltage being referenced to $-V_{BAT}$ through the gate.

These components present a very low gate triggering current (I_{GT}) in order to reduce the current consumption on printed circuit board during the firing phase.

BENEFITS

TRISILs™ are not subject to ageing and provide a fail safe mode in short circuit for a better protection. Trisils are used to help equipment to meet various standards such as UL60950, IEC950 / CSA C22.2, UL1459 and FCC part68. Trisils have UL94 V0 resin approved (Trisils are UL497B approved [file: E136224]).




Table 1: Order Codes

Part Number	Marking
LCP1521S	CP152S
LCP1521SRL	CP152S
LCP152DEERL	LCP

Figure 1: LCP1521S Functional Diagram





Figure 2: LCP152DEE Functional Diagram



TM: TRISIL is a trademark of STMicroelectronics.

Table 2: Compliances with the following Standards

STANDARD	Peak Surge Voltage (V)	Voltage Waveform	Required peak current (A)	Current Waveform	Minimum serial resistor to meet standard (Ω)
GR-1089 Core First level	2500	2/10µs	500	2/10µs	12
GIT 1000 COLOT MOTIONOL	1000	10/1000µs	100	10/1000µs	24
GR-1089 Core Second level	5000	2/10µs	500	2/10µs	24
GR-1089 Core Intra-building	1500	2/10µs	100	2/10µs	0
ITU-T-K20/K21	6000	6000 1500 10/700μs		5/310µs	110
110-1-120/121	1500	10/700μ3	37.5	5/510μ5	0
ITU-T-K20	8000	1-60ns	ESD contac	t discharge	0
(IEC61000-4-2)	15000	1 00113	ESD air c	lischarge	0
VDE0433	4000	10/700µs	100	5/310µs	60
V DE0433	2000	10/700μ3	50	3/3 (0μ3	10
VDE0878	4000	1.2/50µs	100	1/20µs	0
VDE0878	2000	1.2/50μδ	50	1/20µ8	0
IEC61000-4-5	4000	10/700µs	100	5/310µs	60
12001000-4-3	4000	1.2/50µs	100	8/20µs	0
FCC Part 68, lightning	1500	10/160µs	200	10/160µs	22.5
surge type A	800	10/560µs	100	10/560µs	15
FCC Part 68, lightning surge type B	1000	9/720µs	25	5/320µs	0

Table 3: Thermal Resistances

Symbol	Parameter		Value	Unit
R _{th(j-a)}	lunction to ambient	SO-8	120	°C/W
' 'th(j-a)	Junction to ambient	QFN	140	C/VV

Table 4: Electrical Characteristics (T_{amb} = 25°C)

Symbol	Parameter
I _{GT}	Gate triggering current
I _H	Holding current
I _{RM}	Reverse leakage current LINE / GND
I _{RG}	Reverse leakage current GATE / LINE
V _{RM}	Reverse voltage LINE / GND
V _{GT}	Gate triggering voltage
V _F	Forward drop voltage LINE / GND
V _{FP}	Peak forward voltage LINE / GND
V _{DGL}	Dynamic switching voltage GATE / LINE
V _{RG}	Reverse voltage GATE / LINE
С	Capacitance LINE / GND




Table 5: Absolute Ratings ($T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Value	Unit	
I _{PP}	Peak pulse current	10/1000µs 8/20µs 10/560µs 5/310µs 10/160µs 1/20µs 2/10µs	30 100 35 40 50 100	А
I _{TSM}	Non repetitive surge peak on-state current (50Hz sinusoidal)	t = 20ms t = 200ms t = 1s	12 6 4.5	А
I _{GSM}	Maximum gate current (50Hz sinusoidal)	t = 10ms	2	Α
V _{MLG} V _{MGL}	Maximum voltage LINE/GND Maximum voltage GATE/LINE	-150 -150	V	
T _{stg} T _j	Storage temperature range Maximum junction temperature		-55 to +150 150	°C
T _L	Maximum lead temperature for soldering du	ıring 10 s.	260	°C

Table 6: Repetitive peak pulse current

Symbol	Definition	Example
t _r	Rise time (µs)	Pulse waveform 10/1000µs:
t _p	Pulse duration (µs)	t _r = 10µs




Table 7: Parameters related to the diode LINE / GND $(T_{amb} = 25^{\circ}C)$

Symbol		Max	Unit		
V _F	I _F = 5A		t = 500µs	3	V
V _{FP} (note 1)	10/700µs 1.2/50µs 2/10µs	1.5kV 1.5kV 2.5kV	$R_S = 10\Omega$ $R_S = 10\Omega$ $R_S = 62\Omega$	5 9 30	V

Note 1: see test circuit for VFP; RS is the protection resistor located on the line card.

577

Table 8: Parameters related to the protection Thyristors (T_{amb} = 25°C, unless otherwise specified)

Symbol	Test conditions				Тур	Max	Unit
I _{GT}	V _{GND / LINE} = -4	l8V			0.1	5	mA
lΗ	V _{GATE} = -48V (note 2)			150		mA
V_{GT}	at I _{GT}					2.5	V
I _{RG}	V _{RG} = -150V V _{RG} = -150V			$T_j = 25$ °C $T_j = 85$ °C		5 50	μΑ
V_{DGL}	V _{GATE} = -48V (10/700μs	note 3) 1.5kV	R _S = 10Ω	I _{PP} = 30A		7	
	1.2/50µs 2/10µs	1.5kV 2.5kV	$R_S = 10\Omega$ $R_S = 62\Omega$	$I_{PP} = 30A$ $I_{PP} = 38A$		10 25	V

Note 2: see functional holding current (I_H) test circuit

Note 3: see test circuit for V_{DG}

The oscillations with a time duration lower than 50ns are not taken into account.

Table 9: Parameters related to diode and protection Thyristors

(T_{amb} = 25°C, unless otherwise specified)

Symbol	Test conditions	Тур	Max	Unit	
I _{RM}	$V_{GATE / LINE} = -1V$ $V_{RM} = -150V$ $V_{GATE / LINE} = -1V$ $V_{RM} = -150V$	$T_j = 25$ °C $T_j = 85$ °C		5 50	μΑ
С	$V_R = 50V$ bias, $V_{RMS} = 1V$, $F = 1MHz$ $V_R = 2V$ bias, $V_{RMS} = 1V$, $F = 1MHz$		15 35		pF

Figure 3: Functional Holding Current (I_H) test circuit: GO-NO GO test





Figure 4: Test circuit for V_{FP} and V_{DGL} parameters



Pulse	e (µs)	V _p	C ₁	C ₂	L	R ₁	R ₂	R ₃	R ₄	I _{PP}	Rs
t _r	t _p	(V)	(μ F)	(nF)	(µH)	(Ω)	(Ω)	(Ω)	(Ω)	(A)	(Ω)
10	700	1500	20	200	0	50	15	25	25	30	10
1.2	50	1500	1	33	0	76	13	25	25	30	10
2	10	2500	10	0	1.1	1.3	0	3	3	38	62

TECHNICAL INFORMATION

Figure 5: LCP152 concept behavior




Figure 5 shows the classical protection circuit using the LCP152 crowbar concept. This topology has been developed to protect the new high voltage SLICs. It allows to program the negative firing threshold while the positive clamping value is fixed at GND.

When a negative surge occurs on one wire (L1 for example) a current I_G flows through the base of the transistor T1 and then injects a current in the gate of the thyristor Th1. Th1 fires and all the surge current flows through the ground. After the surge when the current flowing through Th1 becomes less negative than the holding current I_H , then Th1 switches off.

When a positive surge occurs on one wire (L1 for example) the diode D1 conducts and the surge current flows through the ground.

Figure 6: Example of PCB layout based on LCP152 protection




Figure 6 shows the classical PCB layout used to optimize line protection.

The capacitor C is used to speed up the crowbar structure firing during the fast surge edges.

This allows to minimize the dynamical breakover voltage at the SLIC Tip and Ring inputs during fast strikes. Note that this capacitor is generally present around the SLIC - Vbat pin.

So to be efficient it has to be as close as possible from the LCP152 Gate pin and from the reference ground track (or plan) (see figure 6). The optimized value for C is 220nF.

The series resitors Rs1 and Rs2 designed in figure 5 represent the fuse resistors or the PTC which are mandatory to withstand the power contact or the power induction tests imposed by the various country standards. Taking into account this fact the actual lightning surge current flowing through the LCP is equal to:

I surge =
$$V surge / (Rg + Rs)$$

With V surge = peak surge voltage imposed by the standard.

 R_{α} = series resistor of the surge generator

R_s = series resistor of the line card (e.g. PTC)

e.g. For a line card with 30Ω of series resistors which has to be qualified under GR1089 Core 1000V $10/1000\mu s$ surge, the actual current through the LCP152 is equal to:

I surge =
$$1000 / (10 + 30) = 25A$$

The LCP152 is particularly optimized for the new telecom applications such as the fiber in the loop, the WLL, the remote central office. In this case, the operating voltages are smaller than in the classical system. This makes the high voltage SLICs particularly suitable.

The schematics of figure 7 on next page gives the most frequent topology used for these applications.

57

Figure 7: Protection of high voltage SLIC




Figure 8: Surge peak current versus overload duration




Figure 9: Relative variation of holding current versus junction temperature




Figure 10: SO-8 Package Mechanical Data




Figure 11: Foot Print Dimensions (in millimeters)






Figure 12: QFN 3x3 S Leads Package Mechanical Data



	DIMENSIONS								
REF.	Mi	illimete	rs	Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
Α	0.80		1	0.031		0.040			
A1	0		0.05	0		0.002			
A2	0.65		0.75	0.026		0.030			
A3		20			0.787				
b	0.33		0.43	0.013		0.017			
D	2.90	3	3.10	0.114	0.118	0.122			
D2	1.92		2.12	0.076		0.083			
E	2.90	3	3.10	0.114	0.118	0.122			
E2	1.11		1.31	0.044		0.051			
е		0.95			0.037				
L	0.20		0.45	0.008		0.018			
L1		0.24			0.009				
L2			0.13			0.005			
K	0.20			0.008					
<	0°		12°	0°		12°			

Figure 13: Foot Print Dimensions (in millimeters)



577

LCP1521S/LCP152DEE

Table 10: Ordering Information

Part Number	Marking	Package	Weight	Base qty	Delivery mode
LCP1521S	CP152S	SO-8	0.08 g	100	Tube
LCP1521SRL	CP152S		0.00 g	2500	Tape & reel
LCP152DEERL	LCP	QFN 3x3 6L	0.022 g	3000	Tape & reel

Table 11: Resision History

Date	Revision	Description of Changes
Sep-2003	1A	First issue.
08-Dec-2004	2	1/ Page 2 table 3: Thermal resistances changed from 130°C/W (SO-8) to 120 °C/W and from 170 °C/W (QFN) to 140°C/W. 2/ SO-8 and QFN footprint dimensions added.
17-Feb-2005	3	Table 9 on page 4: correction of typo on capacitance unit.
03-May-2005	4	Table 5 on page 3: I _{TSM} value @ t= 1s from 4A to 4.5A.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

