



HEWLETT  
PACKARD

## 20 M Baud High CMR Logic Gate Optocoupler

HCPL-2400

HCPL-2411


### Features

- High Speed: 40 MBd Typical Data Rate
- High Common Mode Rejection
  - HCPL-2400: 10 kV/ $\mu$ s @  $V_{CM} = 50$  V (typical)
  - HCPL-2411: 10 kV/ $\mu$ s @  $V_{CM} = 300$  V (typical)
- AC Performance Guaranteed over Temperature
- Compatible with TTL, STTL, LSTTL, and HCMOS Logic Families
- High Speed AlGaAs Emitter
- Three State Output (No Pull-Up Resistor Required)
- High Power Supply Noise Immunity
- Recognized under the Component Program of U.L. (File No. E55361) for Dielectric Withstand Proof Test Voltages of 2500 Vac, 1 Minute
- CSA Approved
- MIL-STD-1772 Version Available (HCPL-5400/1)

### Applications

- Isolation of High Speed Logic Systems
- Computer-Peripheral Interfaces
- Isolated Bus Driver (Networking Applications)
- Switching Power Supplies
- Ground Loop Elimination
- High Speed Disk Drive I/O
- Digital Isolation for A/D, D/A Conversion
- Pulse Transformer Replacement


### Schematic



TRUTH TABLE  
(POSITIVE LOGIC)

LED	ENABLE	OUTPUT
ON	L	L
OFF	L	H
ON	H	Z
OFF	H	Z

### Outline Drawing



### Description

The HCPL-2400/11 high speed optocouplers combine an 820 nm AlGaAs light emitting diode with a high speed photo-detector. This combination results in very high data rate capability and low input current. The three state output eliminates the need for a pull-up resistor and allows for direct drive of data buses. The

hysteresis provides differential mode noise immunity and minimizes the potential for output signal chatter. Improved power supply rejection minimizes the need for special power supply bypassing precautions.

The electrical and switching characteristics of the HCPL-2400/11 are guaranteed over the temperature range of 0°C to 70°C.

The HCPL-2400/11 are compatible with TTL, STTL, LSTTL, and HCMOS logic families. When Schottky type TTL devices (STTL) are used, a data rate performance of 20 MBd over temperature is guaranteed when using the application circuit of Figure 12. Typical data rates are 40 MBd.

### Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Units
Power Supply Voltage	$V_{CC}$	4.75	5.25	Volts
Input Current (High)	$I_{F(ON)}$	4	8	mA
Input Voltage (Low)	$V_{F(OFF)}$	-	0.8	Volts
Enable Voltage (Low)	$V_{EL}$	0	0.8	Volts
Enable Voltage (High)	$V_{EH}$	2.0	$V_{CC}$	Volts
Operating Temperature	$T_A$	0	70°	°C
Fan Out	N		5	TTL Loads

### Absolute Maximum Ratings

(No derating required up to 85°C)

Parameter	Symbol	Minimum	Maximum	Units	Note
Storage Temperature	$T_S$	-55	125	°C	
Operating Temperature	$T_A$	-40	85	°C	
Lead Solder Temperature	260°C for 10 s. (1.6 mm below seating plane)				
Average Forward Input Current	$I_F$		10.0	mA	
Peak Forward Input Current	$I_{FPK}$		20.0	mA	9
Reverse Input Voltage	$V_R$	2.0		V	
Supply Voltage	$V_{CC}$	0	7.0	V	
Three State Enable Voltage	$V_E$	-0.5	10.0	V	
Average Output Collector Current	$I_O$	-25.0	25.0	mA	
Output Collector Voltage	$V_O$	-0.5	10.0	V	
Output Collector Power Dissipation	$P_O$		40.0	mW	

### Electrical Specifications

For  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $4.75\text{ V} \leq V_{\text{CC}} \leq 5.25\text{ V}$ ,  $4\text{ mA} \leq I_{\text{F(ON)}} \leq 8\text{ mA}$ ,  $2.0\text{ V} \leq V_{\text{EH}} \leq 5.25\text{ V}$ ,  $0\text{ V} \leq V_{\text{EL}} \leq 0.8\text{ V}$ ,  $0\text{ V} \leq V_{\text{F(OFF)}} \leq 0.8\text{ V}$  except where noted. All typicals at  $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{CC}} = 5\text{ V}$ ,  $I_{\text{F(ON)}} = 6.0\text{ mA}$ ,  $V_{\text{F(OFF)}} = 0\text{ V}$  except where noted. See Note 9.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Logic Low Output Voltage	$V_{\text{OL}}$			0.5	Volts	$I_{\text{OL}} = 8.0\text{ mA}$ (5 TTL Loads)	1	
Logic High Output Voltage	$V_{\text{OH}}$	2.4			Volts	$I_{\text{OH}} = -4.0\text{ mA}$	2	
Output Leakage Current	$I_{\text{OHH}}$			100	$\mu\text{A}$	$V_{\text{O}} = 5.25\text{ V}$ $V_{\text{F}} = 0.8\text{ V}$		
Logic High Enable Voltage	$V_{\text{RH}}$	2.0			Volts			
Logic Low Enable Voltage	$V_{\text{EL}}$			0.8	Volts			
Logic High Enable Current	$I_{\text{EH}}$			20	$\mu\text{A}$	$V_{\text{E}} - 2.4\text{ V}$		
				100	$\mu\text{A}$	$V_{\text{E}} = 5.25\text{ V}$		
Logic Low Enable Current	$I_{\text{EL}}$		-0.28	-0.4	mA	$V_{\text{E}} = 0.4\text{ V}$		
Logic Low Supply Current	$I_{\text{CCL}}$		19	26	mA	$V_{\text{CC}} = 5.25\text{ V}$		
Logic High Supply Current	$I_{\text{CCH}}$		17	26	mA	$V_{\text{E}} = 0\text{ V}$ , $I_{\text{O}} = \text{Open}$		
High Impedance State Supply Current	$I_{\text{CCZ}}$		22	28	mA	$V_{\text{CC}} = 5.25\text{ V}$ $V_{\text{E}} = 5.25\text{ V}$		
High Impedance State Output Current	$I_{\text{OZL}}$			20	$\mu\text{A}$	$V_{\text{O}} = 0.4\text{ V}$ $V_{\text{E}} = 2\text{ V}$		
	$I_{\text{OZH}}$			20	$\mu\text{A}$	$V_{\text{O}} = 2.4\text{ V}$		
	$I_{\text{OZH}}$			100	$\mu\text{A}$	$V_{\text{O}} = 5.25\text{ V}$		
Logic Low Short Circuit Output Current	$I_{\text{OSL}}$		52		mA	$V_{\text{O}} = V_{\text{CC}} = 5.25\text{ V}$ , $I_{\text{F}} = 8\text{ mA}$		1
Logic High Short Circuit Output Current	$I_{\text{OSH}}$		-45		mA	$V_{\text{CC}} = 5.25\text{ V}$ , $I_{\text{F}} = 0\text{ mA}$ , $V_{\text{O}} = \text{GND}$		1
Input Current Hysteresis	$I_{\text{HYS}}$		0.25		mA	$V_{\text{CC}} = 5\text{ V}$	3	
Input Forward Voltage	$V_{\text{F}}$	1.1	1.3	1.5	Volts	$T_A = 25^{\circ}\text{C}$ $I_{\text{F}} = 8\text{ mA}$	4	
				1.55				
Input Reverse Breakdown Voltage	$BV_{\text{R}}$	3.0	5.0		Volts	$T_A = 25^{\circ}\text{C}$ $I_{\text{R}} = 10\text{ }\mu\text{A}$		
		2.0						
Input Diode Temperature Coefficient	$\frac{\Delta V_{\text{F}}}{\Delta T_{\text{A}}}$		-1.44		mV/ $^{\circ}\text{C}$	$I_{\text{F}} = 6\text{ mA}$	4	
Input-Output Insulation	$V_{\text{ISO}}$	2500			$V_{\text{RMS}}$	$\text{RH} \leq 50\%$ , $t = 1\text{ min}$ $T_A = 25^{\circ}\text{C}$		2, 10
Input-Output Resistance	$R_{\text{LO}}$		$10^{12}$		$\Omega$	$V_{\text{LO}} = 500\text{ VDC}$		2
Input-Output Capacitance	$C_{\text{LO}}$		0.6		pF	$f = 1\text{ MHz}$ , $V_{\text{LO}} = 0\text{ VDC}$		2
Input Capacitance	$C_{\text{IN}}$		20		pF	$f = 1\text{ MHz}$ , $V_{\text{F}} = 0\text{ V}$ , Pins 2 and 3		

**Switching Specifications**

$0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $4.75\text{ V} \leq V_{\text{CC}} \leq 5.25\text{ V}$ ,  $0.0\text{ V} \leq V_{\text{EN}} \leq 0.8\text{ V}$ ,  $4\text{ mA} \leq I_F \leq 8.0\text{ mA}$ . All typicals  $V_{\text{CC}} = 5\text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $I_F = 6.0\text{ mA}$  except where noted.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note	
Propagation Delay Time to Logic Low Output Level	$t_{\text{PHL}}$			55	ns	$I_{\text{F(ON)}} = 7.0\text{ mA}$	5, 6, 7	4	
		15	33	60	ns		5, 6, 7	3	
Propagation Delay Time to Logic High Output Level	$t_{\text{PLH}}$			55	ns	$I_{\text{F(ON)}} = 7.0\text{ mA}$	5, 6, 7	4	
		15	30	60	ns		5, 6, 7	3	
Pulse Width Distortion	$ t_{\text{PHL}} - t_{\text{PLH}} $		2	15	ns	$I_{\text{F(ON)}} = 7.0\text{ mA}$	5, 8	4	
			3	25	ns		5, 8		
Propagation Delay Skew	$t_{\text{PSK}}$			35	ns	Per Notes & Text	14, 15	5	
Output Rise Time	$t_r$		20		ns		5		
Output Fall Time	$t_f$		10		ns		5		
Output Enable Time to Logic High	$t_{\text{PZH}}$		15		ns		9, 10		
Output Enable Time to Logic Low	$t_{\text{PZL}}$		30		ns		9, 10		
Output Disable Time from Logic High	$t_{\text{PHZ}}$		20		ns		9, 10		
Output Disable Time from Logic Low	$t_{\text{PLZ}}$		15		ns		9, 10		
Logic High Common Mode Transient Immunity	$ CM_H $	2400	1000	10,000	V/ $\mu\text{s}$	$V_{\text{CM}} = 50\text{ V}$	$T_A = 25^{\circ}\text{C}$ , $I_F = 0\text{ mA}$	11	6
		2411	1000	10,000	V/ $\mu\text{s}$	$V_{\text{CM}} = 300\text{ V}$			
Logic Low Common Mode Transient Immunity	$ CM_L $	2400	1000	10,000	V/ $\mu\text{s}$	$V_{\text{CM}} = 50\text{ V}$	$T_A = 25^{\circ}\text{C}$ , $I_F = 4\text{ mA}$	11	6
		2411	1000	10,000	V/ $\mu\text{s}$	$V_{\text{CM}} = 300\text{ V}$			
Power Supply Noise Immunity	PSNI		0.5		$V_{\text{P-P}}$	$V_{\text{CC}} = 5.0\text{ V}$ , $48\text{ Hz} \leq F_{\text{AC}} \leq 50\text{ MHz}$		7	

**Notes:**


1. Duration of output short circuit time not to exceed 10 ms.
2. Device considered a two terminal device: pins 1-4 shorted together, and pins 5-8 shorted together.
3.  $t_{PHL}$  propagation delay is measured from the 50% level on the rising edge of the input current pulse to the 1.5 V level on the falling edge of the output pulse. The  $t_{PLH}$  propagation delay is measured from the 50% level on the falling edge of the input current pulse to the 1.5 V level on the rising edge of the output pulse.
4. This specification simulates the worst case operating conditions of

the HCPL-2400/11 over the recommended operating temperature and  $V_{CC}$  range with the suggested applications circuit of Figure 12.


5. Propagation delay skew is discussed later in this data sheet.
6.  $CM_H$  is the maximum slew rate of common mode voltage that can be sustained with the output voltage in the logic high state ( $V_{OH(MIN)} > 2.0$  V).  $CM_L$  is the maximum slew rate of common mode voltage that can be sustained with the output voltage in the logic low state ( $V_{OL(MAX)} < 0.8$  V).
7. Power Supply Noise Immunity is the peak to peak amplitude of the ac ripple voltage on the  $V_{CC}$  line that

the device will withstand and still remain in the desired logic state. For desired logic high state,  $V_{OH(MIN)} > 2.0$  V, and for desired logic low state,  $V_{OL(MAX)} < 0.8$  volts.


8. Peak Forward Input Current pulse width  $< 50$   $\mu$ s at 1 KHz maximum repetition rate.
9. Use of a 0.1  $\mu$ F bypass capacitor connected between pins 5 and 8 is recommended.
10. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq 3000$  Vrms for one second (leakage detection current limit,  $I_{L-O} \leq 5$   $\mu$ A).




**Figure 1. Typical Logic Low Output Voltage vs. Logic Low Output Current.**





**Figure 2. Typical Logic High Output Voltage vs. Logic High Output Current.**




**Figure 3. Typical Output Voltage vs. Input Forward Current.**




**Figure 4. Typical Diode Input Forward Current Characteristic.**




**Figure 5. Test Circuit for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_r$ , and  $t_f$ .**



**Figure 6. Typical Propagation Delay vs. Ambient Temperature.**



**Figure 7. Typical Propagation Delay vs. Input Forward Current.**



**Figure 8. Typical Pulse Width Distortion vs. Ambient Temperature.**




Figure 9. Test Circuit for t<sub>PHZ</sub>, t<sub>PZH</sub>, t<sub>PLZ</sub> and t<sub>PZL</sub>.





Figure 10. Typical Enable Propagation Delay vs. Ambient Temperature.



\*MUST BE LOCATED < 1 cm FROM DEVICE UNDER TEST  
\*\*SEE NOTE 6  
†C<sub>L</sub> IS APPROXIMATELY 15 pF, WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE

Figure 11. Test Diagram for Common Mode Transient Immunity and Typical Waveforms.

### Applications




Figure 12. Recommended 20 MBd HCPL-2400/11 Interface Circuit.




Figure 13. Alternative HCPL-2400/11 Interface Circuit.




Figure 14. Illustration of Propagation Delay Skew -  $t_{PSK}$ .

### Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high ( $t_{PLH}$ ) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low ( $t_{PHL}$ ) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 5).

Pulse-width distortion (PWD) results when  $t_{PLH}$  and  $t_{PHL}$  differ in value. PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$  and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact

figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew,  $t_{PSK}$ , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either  $t_{PLH}$  or  $t_{PHL}$ , for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 14, if the inputs of a group of optocouplers are switched either

ON or OFF at the same time,  $t_{PSK}$  is the difference between the shortest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ , and the longest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ .

As mentioned earlier,  $t_{PSK}$  can determine the maximum parallel data transmission rate. Figure 15 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 15 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might






Figure 15. Parallel Data Transmission Example.




Figure 16. Modulation Code Selections.

arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice  $t_{PSK}$ . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The HCPL-2400/11 optocouplers offer the advantages of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.

### Application Circuit

A recommended LED drive circuit is shown in Figure 12. This circuit utilizes several techniques to minimize the total pulse-width distortion at the output of the optocoupler. By using two inverting TTL gates connected in series, the inherent pulse-width distortion of each gate cancels the distortion of the other gate. For best results, the two series-connected gates should be from the same package.

The circuit in Figure 12 also uses techniques known as prebias and peaking to enhance the performance of the optocoupler LED. Prebias is a small forward voltage applied to the LED when the LED is off. This small prebias voltage partially charges the junction capacitance

of the LED, allowing the LED to turn on more quickly. The speed of the LED is further increased by applying momentary current peaks to the LED during the turn-on and turn-off transitions of the drive current. These peak currents help to charge and discharge the capacitances of the LED more quickly, shortening the time required for the LED to turn on and off.




Figure 17. Typical HCPL-2400/11 Output Schematic.

Switching performance of the HCPL-2400/11 optocouplers is not sensitive to the TTL logic family used in the recommended drive circuit. The typical and worst-case switching parameters given in the data sheet can be met using common 74LS TTL inverting gates or buffers. Use of faster TTL families will slightly reduce the overall propagation delays from the input of the drive circuit to the

output of the optocoupler, but will not necessarily result in lower pulse-width distortion or propagation delay skew. This reduction in overall propagation delays is due to shorter delays in the drive circuit, not to changes in the propagation delays of the optocoupler; optocoupler propagation delays are not affected by the speed of the logic used in the drive circuit.