256KX4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	trac	tcac	t _{RC}
KM44C256BL- 7	70ns	20ns	130ns
KM44C256BL- 8	80ns	20ns	150ns
KM44C256BL-10	100ns	25ns	180ns

- Fast Page Mode operation

- . TTL compatible inputs and output
- . Early write or output Enable controlled write
- Common I/O using Early Write
- Single +5V ± 10% power supply
- · Low power dissipation -I_{CC5}: 200μA
- -I_{CC7}: 300μA (Battery back up mode)
- 512 cycles/64ms refresh
- JEDEC standard pinout
- Available in plastic DIP, SOJ and ZIP

GENERAL DESCRIPTION


The Samsung KM44C256BL is a CMOS high speed 262,144 x 4 Dynamic Random Access Memory, its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C256BL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputsand outputs are fully TTL compatible.

The KM44C256BL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

	r		I		$\overline{}$	٠			_	
	DQ ₁	o	20 Vss	DQ ₁	10	20	յ Vss	Œ		212
	DQ ₂ 2		19 DQ4	DQ ₂	2	19	DQ4	DQ₃	3 2	CAS
?₁	w [3]			WE	3	18		- 1	1 4 1	DQ₄
) }4				RAS□ N.C.□	5	16		Vss	5 6	DQı
•	RAS 4		17 CAS	11.0.	ľ	''	OE.	DQ ₂	78	w
	N.C. 5		16 OE	-	1			RAS	1915	1
	A ₀ 6		15 A ₈	Áo,⊏	6	15	⊐ Aa	Ao	긁ഥ	N.L.
				A ₁ C	7	14	⊒ A ₇		12	Αt
	A ₁ 7		14 A7	A ₂	8	13	₽ A ₆	A ₂	13 14	A ₃
	A ₂ 8		13 A ₆	A ₃ L	19 10 (\ 12	□ A ₅	V_{CC}	1151 ==	
	A ₃ 9		12 A ₅	V _{CC} □	'"	/ ''J	J 74	A ₅	77 16	A ₄
		\sim	= . `						18	A ₆
	V _{CC} 10	\cup	11 A ₄					. A ₇	19 15	١.

KM44C256BLP
 KM44C256BLJ
 KM44C256BLZ

Pin Name	Pin Function
A ₀ -A ₈	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌE	Data Output Enable
DQ ₁ -DQ ₄	Data In/Data Out
V _{GG}	Power (+5V)
Vss	Ground
N.C.	No Connection
N.L.	No Lead

ABSOLUTE MAXIMUM RATINGS*

T-46-23-15

ltem:	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to +7.0	V 10 V
Voltage on V _{CC} Supply Relative to V _{ss}	Vcc	-1 to +7.0	٧
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

Item	Symbol	- Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5,5	V
Ground	Vss	0	0	0	٧
Input High Voltage	V _{IH}	2.4	_	V _∞ + 1	V
Input Low Voltage	V _{IL}	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cyling @ t _{RG} =min.)	KM44C256BL- 7 KM44C256BL- 8 KM44C256BL-10	lccı		80 70 60	mA mA mA
Standby Current (RAS = CAS = V _{IH})		I _{CC2}	_	2	mA
RAS-Only Refresh Current* (CAS = V _{IH} , RAS Cycling @ t _{RC} = min.)	KM44C256BL- 7 KM44C256BL- 8 KM44C256BL-10	I _{CC3}		80 70 60	mA mA mA
Fast Page Mode Current* (RAS = V _{IL} , CAS, Address Cycling @ t _{PC} = min.)	KM44C256BL- 7 KM44C256BL- 8 KM44C256BL-10	Icci	· =	65 55 45	mA mA mA
Standby Current (RAS = CAS = V _{cc} - 0.2V)		I _{CC5}		200	μА
CAS-Before-RAS Refresh Current* (RAS and CAS Cyling @ t _{RC} =min.)	KM44C256BL- 7 KM44C256BL- 8 KM44C256BL-10	I _{COS}	_ _ _	80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery back up Mode ($\overline{CAS} = \overline{CAS}$ Before \overline{RAS} Cycling or 0.2V, $\overline{OE} = V_{CC} - 0.2V$, $\overline{W} = V_{CC} - 0.2V$ or 0.2V, $A_0 \sim A_8 = V_{CC} - 0.2V$ or 0.2V, $I/O1 \sim 4 = V_{CC} - 0.2V$, 0.2V or OPEN: $t_{RG} = 125\mu s$, $t_{RAS} = t_{RAS}$ min. $\sim 1\mu s$)	KM44C256BL- 7 KM44C256BL- 8 KM44C256BL-10	I _{CC7}	- - ,	300	μΑ



CMOS DRAM

DC AND OPERATING CHARACTERISTICS (Continued)

·T-46-23-15

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any Input $0 \le V_{IN} \le 6.5V$, all other pins not under test = 0V)	l _{IL}	- 10	10	μA
Output Leakage Current (Data out is disabled, 0≤Vour≤5.5V)	loL	- 10	10	μΑ
Output High Voltage Level (IoH = -5mA)	V _{OH}	2.4		V
Output Low Voltage Level (lot = 4.2mA)	VoL	-	0.4	٧

*Notes

CAPACITANCE (TA = 25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	Cint	-	6	p₽
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}	_	7	₽F
Output Capacitance (DQ ₁ -DQ ₄)	C _{DQ}	_	7	pF

AC CHARACTERISTICS (0°C TA 70°C, Vcc = 5.0V ± 10%, See notes 1, 2)

Parameter Parameter	0	KM44	C256BL-7	C256BL-7 KM44C256BL-8		KM44C256BL-10			
Parameter .	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	130		150.		180		ns.	
Read-modify-write cycle time	t _{RWC}	185		205		245		ns	
Fast page mode cycle time	tec	45		50		60		ns	
Fast page mode read-modify-Write cycle time	terwo	100		105		125		nš	
Access time from RAS	TRAC		70		80		100	ns	3,4,11
Access time from CAS	tcac	7	20		20		25	ns.	3,4,5
Access time from column address	taa		35		40		50	ns	3,11
Access time from CAS precharge	t _{CPA}		40		45		55	ns	3
CAS to output in Low-Z	t _{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	toff	0	20	0	- 20	0	20	ns	7
Transition time (rise and fall)	t _T	- 3	50	3	50	3	50	ns	2
RAS precharge time	t _{RP}	50		60		70		ns	
RAS pulse width	tras	70	10,000	80	10,000	100	10,000	ns	
RAS pulse width (Fast page mode)	trasp	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	t _{RSH}	20		20		25	:	ns	
CAS hold time	t _{CSH}	70		80		100		ns	
CAS pulse width	tcas	20	10,000	20	10,000	25.	10,000	ns	



l_{CC} is specified as average current.
 l_{CCI} l_{CCI} l_{CCI}, l_{CCI} and l_{CCI} are dependent on output loading and cycle rates. The specified values are obtained with the output open.
 In l_{CCI} address can be changed less than three times while RAS = V_{IL}

T-46-23-15

AC CHARACTERISTICS (Continued)

Barrente	0,,,,,,	KM440	C256BL-7	KM44	C256BL-8 KM44C256BL-10			Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS to CAS delay time	t _{RCD}	20	50	25	60	25	75	ns	. 4
RAS to column address delay time	t _{RAD}	15	35	20	40	20	50	nš	-11
CAS to RAS precharge time	tone	5		5	•	5		ns	11
CAS precharge time (Fast page mode)	tcp	10		10		10	-	ns	
Row address set-up time	tasa	0		0		0		ns	
Row address hold time	t _{rah}	10		15		15		ns	
Column address set-up time	tasc	0		0	-	0		ns	
Column address hold time	tcah	15		20		20		ns	
Column address hold time referenced to RAS	t _{AR}	55		65		75		ns	` 6
Column address to RAS lead time	tral	35		140		50		ns	
Read command set-up time	t _{RCS}	0		.0		-0	-	ns	
Read command hold time	f _{RCH}	0		0		0		ns	9
Read command hold time referenced to RAS	t _{RRH}	0		0	٠ ,	0		ns	9
Write command hold time	twor	15		20		20		ns	
Write command hold time referenced to RAS	twcn	55		65		75	-	ns	6
Write command pulse width	twp	15		20		20		ns	·
Write command to RAS lead time	t _{RWL}	20		20		25		ns	
Write command to CAS lead time	town	20		20		25		nş	-
Data set up time	tos	0		0		0		กร	- 10
Data hold time	ton	15		20		20		ns	10
Data hold time referenced to RAS	tohr	55		65		75		ns	6
Refersh period (512 cycles)	tree		64		64		64	ms	
Write command set-up time	twcs	0.		0		0		ns	8
CAS to W delay time	towo	50		50		60		ns	8
RAS to W delay time	t _{RWD}	100		110		135		ns	8
Column address to W delay time	tawo	65		70		85		ns	8
CAS setup time (CAS-before-RAS cycle)	t _{CSR}	10		10		10		ns	
CAS hold time (CAS-before-RAS cycle)	tonn	20		25		30		ns	
RAS to CAS precharge time	t _{RPC}	10		10		- 10		ns	
CAS precharge time (CAS before RAS counter test cycle)	t _{CPT}	35		, 40		50		ns	
RAS hold time referenced to OE	t _{ROH} .	20		20		20		ns	
OE access time	toea	1	20	<u> </u>	20		25		ns
OE to data delay	toeo	20		20		25		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	20	. 0	20	_ 0	25	ns	
OE command hold time	toen	20		20		25	-	ns	





42E

KM44C256BL

CMOS DRAM

T-46-23-15


NOTES

- 1. An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(min)$ and $V_{IL}(max)$, and are assumed to be 5ns for all Inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met, t_{RCD}(max) is specified as a · reference point only. If tRCD is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by toAc.
- Assumes that t_{RCD}≥t_{RCD}(max).
- 6. tAR, tWCR, toHR are referenced to tRAD(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, t_{RWD1} t_{CWD} and t_{AWD} are non restrictive operat-

- ing parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and the data out put will remain high impedance for the duration of the cycle. If tcwo≥tcwo(min) and tRWo≥tRWo(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeter-
- minate. 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles,
- Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that t_{RAC}(max) can be met, t_{RAD}(max) is specified as a reference point only. If tRAD is greater than the specified t_{RAD}(max) limit, then access time is controlled by tAA.

TIMING DIAGRAMS


READ CYCLE







CMOS DRAM







TIMING DIAGRAMS (Continued)

T-46-23-15

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE






CMOS DRAM





FAST PAGE MODE READ-MODIFY-WRITE






TIMING DIAGRAMS (Continued)

T-46-23-15


RAS-ONLY REFRESH CYCLE

Note: W, OE = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

Note: \overline{W} , \overline{OE} , A = Don't care



DON'T CARE

CMOS DRAM






T-46-23-15

TIMING DIAGRAMS (Continued)

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DON'T CARE

T-46-23-15

DEVICE OPERATION

Device Operation

The KM44C256BL contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM44C256BL has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM44C256BL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C256BL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum $\overline{\text{HAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C25GBL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before $t_{\text{ROD}}(\text{max})$ and If the column address is valid before $t_{\text{RAD}}(\text{max})$ then the access time to valid data is specified by $t_{\text{RAC}}(\text{min})$. However, if $\overline{\text{CAS}}$ goes low after $t_{\text{ROD}}(\text{max})$ or if the column address becomes valid after $t_{\text{RAD}}(\text{max})$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time,

 t_{RAC} (min), it is necessary to meet both t_{RCD} (max) and t_{RAD} (max).

The KM44C256BL has common data I/O pins. The this reason an output enable control input (OE) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by toea and toez.

Write

The KM44C256BL can perform early write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing W low before CAS. The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the OE input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. The output enable input \overline{OE} must be low during the time defined by to_EA and to_EZ for data to appear at the outputs. If tc_WO and ta_WO are not met the output-may contain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the KM44C256BL's DQ pins.

Data Output

The KM44C256BL has a three-state output buffer which is controlled by $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. When either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ is high (V_{IH}) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM44C256BL operating cycles is listed below after the corresponding output state produced by the cycle.





DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS on cycle.

Indeterminate Output State: Delayed Write (town or true are not met)

Refresh

The data in the KM44C256BL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 64 ms. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high, This cycle must be repeated for each of the 512 row addresses, (A₀-A₈).

CAS-before-RAS Refresh: The KM44C256BL has CASbefore-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tose) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C256BL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the onchip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C256BL by using read, write or read-modifywrite cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS only or CAS-before-RAS refresh is the preferred method.

CAS-before-RAS Refresh Counter Test

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circultry. The cycle begins as a CASbefore-RAS refresh operation. Then, if CAS is brought high and then low again while RAS is held low, the read and write operations are enabled. In this mode, the row address bits An through As are supplied by the on-chip refresh counter.

Fast Page Mode

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Power-up

If RAS = Vss during power-up, the KM44C256BL might begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.


An initial pause of 200µsec is required after power-up followed by 8 initialization cycles, before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.


PACKAGE DIMENSIONS

T-46-23-15


20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)











20-LEAD PLASTIC SMALL OUT-LINE J-LEAD






CMOS DRAM

PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



T-46-23-15

Units: Inches (millimeters)

