

## ASSP for Graphics Control

# Graphics Display Controller

## MB86291A

### ■ DESCRIPTION

The MB86291A is an evolved version of the Fujitsu MB86290A graphics controller designed for use in a car navigation system or amusement equipment. The MB86291A is a graphics display controller with a geometry processor, digital video capture facility, and on-chip SDRAM.

Embedding SDRAM implements data transfer at a higher bandwidth, resulting in faster drawing. Integrating the geometry processor reduces the CPU load, thereby improving the performance of the entire system.


### ■ FEATUERS

- Operating frequency : 100 MHz (External clock of 14.32 MHz Max)
- Geometry processor: Capable of executing operations for geometric transformation and surface front/rear evaluation.
- Memory block: Embedded 16-Mbit SDRAM
- Video capture block: Embedded facility to capture digital video images, for example, from TV, capable of easily implementing "Picture in Picture" and video graphics superimposing.
- Host interface: Enables direct connection to various CPUs (Fujitsu SparcLite, Hitachi SH3/4 or NEC V83x) .

*(Continued)*

### ■ PACKAGE

208-pin plastic QFP



(FPT-208P-M04)

# MB86291A


*(Continued)*

- Drawing features:
  - Drawing at a peak rate of 800 Mpixels per second (at an internal operating frequency of 100 MHz)
  - 2D drawing functions: Point, line, triangle, polygon, BLT, and pattern drawing
  - 3D drawing functions: Point, line, and triangle drawing, and hidden surface removal by Z-buffering
  - Special effects: Anti-aliasing, bold/dashed-line processing, alpha blending, Gouraud shading, texture mapping (bilinear filtering, perspective correct) , and tiling
- Display features :
  - Maximum display resolution supported : 1024×768 pixels
  - Color display either with a color palette of 8 bits per pixel or directly using 5-bit RGB colors of 16 bits per pixel
  - Overlaying four layers of screen, of which two lower layers can be divided into the left and right parts
  - Supporting two 64×64-pixel hardware cursors
  - Output of analog RGB and digital RGB signals
  - Capable of superimposing using an external synchronization mode
- Power-supply voltage : Two power supplies at 2.5 V±0.2 V for internal circuits and SDRAM, and 3.3 V±0.2 V for I/O parts
- Package: Plastic QFP with 208 pins (with a lead pitch of 0.5 mm)
- Process technology : 0.25 μm CMOS



# MB86291A

## ■ PIN DESCRIPTION



## • Host Interface Pins

Pin Name	Input/output	Function
MODE0 to MODE2	Input	Host CPU mode/Ready mode select
$\overline{\text{RESET}}$	Input	Hardware reset
D0 to D31	Input/output	Host CPU bus data
A2 to A24	Input	Host CPU bus address (Connect A[24] to $\overline{\text{MWR}}$ in V832 mode.)
BCLKI	Input	Host CPU bus clock
$\overline{\text{BS}}$	Input	Bus cycle start signal
$\overline{\text{CS}}$	Input	Chip select signal
$\overline{\text{RD}}$	Input	Read strobe signal
$\overline{\text{WE0}}$	Input	D0 to D7 write strobe signal
$\overline{\text{WE1}}$	Input	D8 to D15 write strobe signal
$\overline{\text{WE2}}$	Input	D16 to D23 write strobe signal
$\overline{\text{WE3}}$	Input	D24 to D31 write strobe signal
$\overline{\text{RDY}}$	Output Tristate	Wait request signal ("0" for wait state with SH3; "1" for wait state with SH4, V832, or SPARClite)
DREQ	Output	DMA request signal (active low with both SH and V832)
DRACK/DMAAK	Input	DMA request acknowledge signal (Connect this to DMAAK in V832 mode. Active high with both SH and V832.)
DTACK/ $\overline{\text{TC}}$	Input	DMA transfer strobe signal (Connect this to $\overline{\text{TC}}$ in V832 mode. SH = active high, V832 = active low)
$\overline{\text{INT}}$	Output	Host CPU interrupt signal (SH = active low, V832 = active high)
TEST0, TEST1, TESTH0 to TESTH5	Input	Test signal

Note : The host interface can connect the MB86291A to the SH4 (SH7750) or SH3 (SH7709) from Hitachi Ltd. the V832 from NEC, or to the SPARClite (MB86833) from Fujitsu without any external circuit in between. (Using the SRAM interface allows the MB86291A to use another CPU.) The host CPU is set by the MODE0 and MODE1 pins as shown below.

MODE1 pin	MODE0 pin	CPU Type
L	L	SH3
L	H	SH4
H	L	V832
H	H	SPARClite

Note : The MODE2 pin can be used to set the Ready signal level to be used upon completion of the bus cycle. To use the MODE2 signal at "H" level, set the software setting to two cycles.

MODE2 pin	Ready signal mode
L	Set $\overline{\text{RDY}}$ signal to "Not Ready" level upon completion of bus cycle.
H	Set $\overline{\text{RDY}}$ signal to "Ready" level upon completion of bus cycle.

# MB86291A

- Notes :
- The host interface transfers data signals at a fixed width of 32 bits.
  - There are 23 lines for address signals handled in double words (= 32 bits) and 32 Mbytes of address space.
  - The external bus can be used at an operating frequency of 100 MHz maximum.
  - The  $\overline{RDY}$  signal at the low level sets the ready state in the SH4 or V832 mode; the signal at the low level sets the wait state in the SH3 mode. Note that the  $\overline{RDY}$  signal is a tristate output.
  - The host interface supports DMA transfer using an external DMA controller.
  - The host interface generates a host processor interrupt signal.
  - The RESET pin requires low level input of at least 300  $\mu$ s after setting "S" (PLL reset signal) to high level.
  - Fix the TEST signal at high level.
  - In the V832 mode, connect the following pins as specified :

SCARLET Pin Name	V832 Signal Name
A24	$\overline{MWR}$
DTACK	$\overline{TC}$
DRACK	DMAAK

## • Vide Output Interface

Pin Name	Input/output	Function
DCLKO	Output	Display dot clock signal output
DCLKI	Input	Dot clock signal input
HSYNC	Input/output	Horizontal sync signal output Horizontal sync signal input in external synchronization mode
VSYNC	Input/output	Vertical sync signal output Vertical sync signal input in external synchronization mode
CSYNC	Output	Composite sync signal output
EO	Input	Even/odd-number field identification input
GV	Output	Graphics/video select signal
R0-R7	Output	Digital video (R) signal output
G0-G7	Output	Digital video (G) signal output
B0-B7	Output	Digital video (B) signal output
AOUTR	Analog output	Analog video (R) signal output
AOUTG	Analog output	Analog video (G) signal output
AOUTB	Analog output	Analog video (B) signal output
VREF	Analog	Reference voltage input pin
ACOMPR	Analog	R-signal compensation pin
ACOMPG	Analog	G-signal compensation pin
ACOMP B	Analog	B-signal compensation pin
VRO	Analog	Reference current setting pin

- Notes :
- The video output interface contains an 8-bit D/A converter to output analog RGB signals. Also, the eight-bit RGB digital output pins can connect an external digital video encoder.
  - Using an additional external circuit, the video output interface can generate composite video signals.
  - The video output interface can provide display synchronized with external video. The mode for synchronization with the DCLKI signal can be selected as well as the mode for synchronization with a set dot clock as for normal display.

- The HSYNC and VSYNC signals must be pulled up outside the LSI as they enter the input state upon reset.
- Terminate the AOUTR, AOUTG, and AOUTB pins with a resistance of 75  $\Omega$ .
- Input 1.1 V to the VREF pin. Between this pin and analog ground, insert a bypass capacitor (one with a superior high-frequency characteristic such as a laminated ceramic capacitor).
- Connect the ACOMPR, ACOMP G, and ACOMP B pins to the 0.1  $\mu$ F ceramic capacitor ahead of the analog power supply.
- Connect the VRO pin to the analog ground with a 2.7 k $\Omega$  resistor.
- For noninterlaced display in external synchronization mode, input "0" to the EO pin, for example, using a pull-down resistor.
- The GV signal serves to switch between graphics and video for chroma keying. The pin outputs a low level signal to select video.

# MB86291A

## • Video Capture Interface

Pin Name	Input/output	Function
CCLK	Input	Digital video input clock signal input
VI0-VI7	Input	Digital video data input

Note : The video capture interface inputs digital video signals in the ITU-RBT-656 format.

## • Clock Input

Pin Name	Input/output	Function
CLK	Input	Clock input signal
S	Input	PLL reset signal
CKM	Input	Clock mode signal
CLKSEL1, CLKSELO	Input	Clock rate select signal
OSCOU*1	Input/output	For connection of crystal oscillator (Reserved)
OSCCNT*2	Input	For selection of crystal oscillator (Reserved)

\*1 : Do not connect anything.

\*2 : Input the "H" level.

Notes : • The clock input block inputs the clock signal that serves as the basis for the reference clock for the internal operating clock and display dot clock. Usually input 4 Fsc (= 14.31818 MHz) . The internal PLL generates the internal operating clock signal of 100 MHz and the display reference clock signal of 200 MHz.  
 • The internal operating clock signal to be used can be selected between the clock signal (100 MHz) generated by the internal PLL and the bus clock BCLKI input to the host CPU interface. Select the BCLKI input to use the host CPU bus at 100 MHz.

CKM	Clock Mode
L	Select internal PLL output.
H	Select host CPU bus clock (BCLKI)


Note : Use the CLKSEL pin to select the input clock frequency for using the internal PLL with CKM = L.

CLKSEL1	CLKSELO	Clock Frequency
L	L	Input 13.5 MHz.
L	H	Input 14.32 MHz.
H	L	Input 17.73 MHz.
H	H	Reserved

Note : Immediately after turning the power supply on, input a pulse whose low level period is 500 ns or more to the S pin before setting it to high level. After the S signal goes high, input the RESET signal at low level for 300 μs or more



## ■ BLOCK DIAGRAM



## ■ FUNCTION BLOCKS

### • Host Interface

This block allows the MB86291A to be connected to the SH3 or SH4 microprocessor from Hitachi Ltd., the V83x microprocessor from NEC, or to the SPARCLite from Fujitsu without any external circuit in between. The block provides an interface to transfer display list and texture pattern data directly from main memory to this device's graphics memory or internal register using the external DMA controller.

### • Memory Interface Controller and Embedded SDRAM

The embedded 16-megabit SDRAM eliminates the need for external memory. The SDRAM operates at 100 MHz.

### • Display Controller

This block contains a three-channel, eight-bit D-A converter to output analog RGB signals. The block has eight-bit RGB digital video outputs, allowing an external digital video encoder to be connected. The block supports resolutions of up to XGA (1024×768 pixels), enabling flexible setting.

### • External Video Interface Controller

This block can input digital video in the ITU RBT-656 format by connecting an external digital video decoder using the eight-bit video input pin. Input video data is stored temporarily in graphics memory and then displayed on the screen in synchronization with the display scan. The block supports video in the NTSC and PAL formats.

### • Set-up Engine

The on-chip geometry engine executes mathematical operations required for graphics processing precisely using the fronting-point format. The geometry engine executes the required geometry processes selected depending on the drawing mode and primitive type settings up to the final drawing process.

### • 2D/3D Rendering Engine

This block draws images in two or three dimensions.

#### • 2D drawing

The block provides the anti-aliasing and alpha blending functions to display high-quality images even on a low-resolution LCD.

#### • 3D drawing

The block provides true 3D drawing functions such as perspective texture mapping and Gouraud shading.

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage	$V_{DDL}^{*1}$	- 0.5	+ 3.0	V
	$V_{DDH}$	- 0.5	+ 4.0	
Input voltage	$V_I$	- 0.5	$V_{DDH} + 0.5 (< 4.0)$	V
Output current	$I_O$	- 13	+ 13	mA
Power pin current	$I_{POW}$	—	60	mA
Ambient operating temperature	$T_A$	0	+ 70	°C
		- 30 <sup>*2</sup>	+ 85 <sup>*2</sup>	
Ambient storage temperature	$T_{stg}$	- 55	+ 125	°C

\*1 : The analog and PLL power supplies are included.

\*2 : Model supporting a wider range of temperatures

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	$V_{DDL}^{*1}$	2.3	2.5	2.7	V
	$V_{DDH}$	3.0	3.3	3.6	V
Input voltage (High level)	$V_{IH}$	2.0	—	$V_{DDH} + 0.3$	V
Input voltage (Low level)	$V_{IL}$	- 0.3	—	+ 0.8	V
VREF pin input voltage	$V_{REF}$	1.05	1.10	1.15	V
VRO pin external resistor	$R_{VRO}$	—	2.7	—	kΩ
AOUT pin external resistor <sup>*2</sup>	$R_{AOUT}$	—	75	—	Ω
ACOMP pin external capacitor <sup>*3</sup>	$C_{ACOMP}$	—	0.1	—	μF
Ambient operating temperature	$T_A$	- 40	—	+ 85	°C

\*1 : The analog and PLL power supplies are included.

\*2 : AOUTR, AOUTG and AOUTB pins

\*3 : ACOMPR, ACOMP<sub>G</sub>, and ACOMP<sub>B</sub> pins

# MB86291A

- Notes :
- The VDDL and VDDH power supplies can be turned on or off in either order.  
Note, however, that the VDDH voltage must not be applied alone continuously for several seconds.
  - After turning the power on, input a pulse remaining at low level for at least 500 ns to the S pin. Then, set the S pin to high level and input the RESET signal held at low level for at least 300  $\mu$ s.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ■ ELECTRICAL CHARACTERISTICS

### 1. DC Characteristics

$V_{DDL} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ,  $V_{DDH} = 3.3 \text{ V} \pm 0.3$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = 0 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Output voltage (High level) *1	$V_{OH}$	$V_{DDH} - 0.2$	—	$V_{DDH}$	V
Output voltage (Low level) *2	$V_{OL}$	0.0	—	0.2	V
Output current (High level)	$I_{OHM}^{*4}$	-4.0	—	—	mA
	$I_{OHH}^{*3}$	-8.0			
Output current (Low level)	$I_{OLM}^{*4}$	4.0	—	—	mA
	$I_{OLH}^{*3}$	8.0			
AOUT output current*5	Full scale	9.90	10.42	10.94	mA
	Zero scale	0	2	20	$\mu\text{A}$
AOUT voltage*6	$V_{AOUT}$	-0.1	—	+1.1	V
Input leakage current	$I_L$	—	—	$\pm 5$	$\mu\text{A}$
Pin capacitance	C	—	—	16	pF

\*1 : Value when  $-100 \mu\text{A}$  current flows into output pins.

\*2 : Value when  $100 \mu\text{A}$  current flows into output pins.

\*3 : Output characteristics of  $\overline{\text{INT}}$ , DREQ, and  $\overline{\text{RDY}}$

\*4 : Output characteristics of the signals (excluding analog signals) other than those in \*3


\*5 : AOUTR, AOUTG, and AOUTB pin output current. Condition  $V_{REF} = 1.10 \text{ V}$ ,  $R_{VRO} = 2.7 \text{ k}\Omega$   
 (The full-scale output current calculation expression is  $(V_{REF} / R_{VRO}) \times 25.575$ )

\*6 : AOUTR, AOUTG, and AOUTB pins

## 2. AC Characteristics


( $V_{IH} = 2.0\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$ )

### • Input measurement conditions



- $t_r, t_f \leq 5\text{ ns}$
- Input measurement standard :  $(V_{IH} + V_{IL}) / 2$

### • Output measurement conditions



- Output measurement standard :  $t_{pLZ} : V_{OL} + 0.5\text{ V}$   
 $t_{pHZ} : V_{OH} - 0.5\text{ V}$   
 Else :  $V_{DD}/2$

## (1) Host Interface

### • Clock signals

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
BCLKI frequency	$f_{\text{BCLKI}}$	—	—	—	100	MHz
BCLKI H period	$t_{\text{HBCLKI}}$	—	1	—	—	ns
BCLKI L period	$t_{\text{LBCLKI}}$	—	1	—	—	ns

### • Host interface signals

(External load of 20 pF)


Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Address setup time	$t_{\text{ADS}}$	—	4	—	—	ns
Address hold time	$t_{\text{ADH}}$	—	0	—	—	ns
$\overline{\text{BS}}$ setup time	$t_{\text{BSS}}$	—	3	—	—	ns
$\overline{\text{BS}}$ hold time	$t_{\text{BSH}}$	—	0	—	—	ns
$\overline{\text{CS}}$ setup time	$t_{\text{CSS}}$	—	3	—	—	ns
$\overline{\text{CS}}$ hold time	$t_{\text{CSH}}$	—	0	—	—	ns
$\overline{\text{RD}}$ setup time	$t_{\text{RDS}}$	—	3	—	—	ns
$\overline{\text{RD}}$ hold time	$t_{\text{RDH}}$	—	0	—	—	ns
$\overline{\text{WE}}$ setup time	$t_{\text{WES}}$	—	5	—	—	ns
$\overline{\text{WE}}$ hold time	$t_{\text{WEH}}$	—	1	—	—	ns
Write data setup time	$t_{\text{WDS}}$	—	3	—	—	ns
Write data hold time	$t_{\text{WDH}}$	—	0	—	—	ns
DTACK setup time	$t_{\text{DAKS}}$	—	3	—	—	ns
DTACK hold time	$t_{\text{DAKH}}$	—	0	—	—	ns
DRACK setup time	$t_{\text{DRKS}}$	—	3	—	—	ns
DRACK hold time	$t_{\text{DRKH}}$	—	0	—	—	ns
Read data delay time (to $\overline{\text{RD}}$ )	$t_{\text{RDDZ}}$	—	3.0	—	11.0	ns
Read data delay time	$t_{\text{RDD}}$	*2	4.5	—	10.5	ns
$\overline{\text{RDY}}$ delay time (to $\overline{\text{CS}}$ )	$t_{\text{RDYDZ}}$	—	2.5	—	5.0	ns
$\overline{\text{RDY}}$ delay time	$t_{\text{RDYD}}$	—	2.5	—	6.0	ns
$\overline{\text{INT}}$ delay time	$t_{\text{INTD}}$	—	3.0	—	6.5	ns
DREQ delay time	$t_{\text{DRQD}}$	—	2.5	—	6.0	ns
MODE hold time	$t_{\text{MODH}}$	*1	—	—	20.0	ns

\*1 : Hold time for reset cancellation


\*2 : Read data is output one cycle before the CPU samples it.

# MB86291A


## • Clock



## • Input setup and hold times




## • Read/write enable ( $\overline{RD}$ , $\overline{WE}$ ) and input data (D) setup times







• DREQ output delay time



•  $\overline{\text{INT}}$  output delay time




•  $\overline{\text{RDY}}$  delay value (with respect to  $\overline{\text{CS}}$ )




# MB86291A

## • $\overline{\text{RDY}}/\text{D}$ output delay values



## • MODE signal hold time



## (2) Video Interface

### • Clock

Parameter	Symbol	Condition	Value			unit
			Min	Typ	Max	
CLK frequency	f <sub>CLK</sub>	—	—	14.32	—	MHz
CLK H period	t <sub>HCLK</sub>	—	25	—	—	ns
CLK L period	t <sub>LCLK</sub>	—	25	—	—	ns
DCLKI frequency	f <sub>DCLKI</sub>	—	—	—	67	MHz
DCLKI H period	t <sub>HDCLKI</sub>	—	5	—	—	ns
DCLKI L period	t <sub>LDCLKI</sub>	—	5	—	—	ns
DCLKO frequency	f <sub>DCLKO</sub>	—	—	—	67	MHz

### • Input signals

Parameter	Symbol	Condition	Value			unit
			Min	Typ	Max	
HSYNC input pulse width	t <sub>WHSYNC0</sub>	*1	3	—	—	clock
	t <sub>WHSYNC1</sub>	*2	3	—	—	clock
HSYNC input setup time	t <sub>SHSYNC</sub>	*2	10	—	—	ns
HSYNC input hold time	t <sub>HHSYNC</sub>	*2	10	—	—	ns
VSYNC input pulse width	t <sub>WHSYNC1</sub>	—	1	—	—	HSYNC 1 cycle
EO input setup time	t <sub>SEO</sub>	*3	10	—	—	ns
EO input hold time	t <sub>HEO</sub>	*3	10	—	—	ns

\*1 : Applied only in PLL synchronization mode (CKS = 0) . The reference clock is the internal PLL's output with Cycle = 1/ (14 f<sub>CLK</sub>) .

\*2 : Applied only in DCLKI synchronization mode (CKS = 1) . The reference clock is DCLKI.

\*3 : Based on the edge with VSYNC negated.


### • Output signals

Parameter	Symbol	Condition	Value			unit
			Min	Typ	Max	
EO output delay time	t <sub>DEO</sub>	*	1.5	—	11	ns
HSYNC output delay time	t <sub>DHSYNC</sub>	—	1.5	—	11	ns
VSYNC output delay time	t <sub>DVSYNC</sub>	—	1.5	—	11	ns
CSYNC output delay time	t <sub>DCSYNC</sub>	—	1.5	—	11	ns
GV output delay time	t <sub>DGV</sub>	—	1.5	—	11	ns


\* : The EO output varies at the same time as VSYNC is asserted.

# MB86291A


- Clock




- HSYNC signal setup and hold



- EO signal setup and hold



- Output signal delay



## (3) Video Capture Interface


### • Clock

Parameter	Symbol	Condi-tion	Value			unit
			Min	Typ	Max	
CCLKI frequency	$f_{\text{CCLKI}}$	—	—	27	—	MHz
CCLKI H period	$t_{\text{HCCLKI}}$	—	1	—	—	ns
CCLKI L period	$t_{\text{LCCLKI}}$	—	1	—	—	ns


### • Input signals

Parameter	Symbol	Condi-tion	Value			unit
			Min	Typ	Max	
VI setup time (External load of 25 pF)	$t_{\text{VIS}}$	—	11	—	—	ns
VI hold time (External load of 15 pF)	$t_{\text{VIH}}$	—	2	—	—	ns

### • Clock



### • Video input



# MB86291A

## (4) PLL Standards

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Input frequency	—	14.31818	—	MHz	
Output frequency	—	—	200.45452	MHz	Multiplied by 14
Duty ratio	93.1	—	101.3	%	PLL output clock H/L pulse width ratio
Jitter	- 150	—	+ 180	ps	Cycle difference between two consecutive cycles

## ■ ORDERING INFORMATION


Part Number	Package	Remarks
MB86291APFVS	208-pin plastic QFP (FPT-208P-M04)	

# MB86291A

## PACKAGE DIMENSION

208-pin plastic QFP  
(FPT-208P-M04)

Note : Pins width and pins thickness include plating thickness.



© 2000 FUJITSU LIMITED F208020S-C-2-3

Dimension in mm (inches)



## FUJITSU LIMITED

*For further information please contact:*

### **Japan**

FUJITSU LIMITED  
Marketing Division  
Electronic Devices  
Shinjuku Dai-Ichi Seimei Bldg. 7-1,  
Nishishinjuku 2-chome, Shinjuku-ku,  
Tokyo 163-0721, Japan  
Tel: +81-3-5322-3353  
Fax: +81-3-5322-3386

<http://edevice.fujitsu.com/>

### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC.  
3545 North First Street,  
San Jose, CA 95134-1804, U.S.A.  
Tel: +1-408-922-9000  
Fax: +1-408-922-9179

Customer Response Center  
*Mon. - Fri.: 7 am - 5 pm (PST)*  
Tel: +1-800-866-8608  
Fax: +1-408-922-9179

<http://www.fma.fujitsu.com/>

### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH  
Am Siebenstein 6-10,  
D-63303 Dreieich-Buchsschlag,  
Germany  
Tel: +49-6103-690-0  
Fax: +49-6103-690-122

<http://www.fme.fujitsu.com/>

### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
#05-08, 151 Lorong Chuan,  
New Tech Park,  
Singapore 556741  
Tel: +65-281-0770  
Fax: +65-281-0220

<http://www.fmal.fujitsu.com/>

### **Korea**

FUJITSU MICROELECTRONICS KOREA LTD.  
1702 KOSMO TOWER, 1002 Daechi-Dong,  
Kangnam-Gu, Seoul 135-280  
Korea  
Tel: +82-2-3484-7100  
Fax: +82-2-3484-7111

F0203

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.