CDC2509C 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

PW PACKAGE

(TOP VIEW)

SCAS620 - DECEMBER 1998

- Designed to Meet PC SDRAM Registered DIMM Design Support Document Rev. 1.2
- Spread Spectrum Clock Compatible
- Operating Frequency 25 MHz to 125 MHz
- Static tPhase Error Distribution at 66MHz to 100 MHz is ±150 ps
- Drop-In Replacement for TI CDC2509A With Enhanced Performance
- Jitter (cyc cyc) at 66 MHz to 100 MHz is |100 ps|
- Available in Plastic 24-Pin TSSOP
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

AGND II 1 24 **Π** CLK 23 AV_{CC} V_{CC} 🛮 2 1Y0 **[**]3 22 🛮 V_{CC} 1Y1 **[**]4 21 **[**] 2Y0 1Y2 **[**]5 20 **[**] 2Y1 GND II 6 19 **∏** GND GND 17 18 | GND 17 🛮 2Y2 1Y3 **∏**8 1Y4 **[**] 9 16 **[**] 2Y3 V_{CC} 🛚 10 15 🛮 V_{CC} 1G **[**] 11 14 🛮 2G FBOUT [13 🛮 FBIN 12

description

The CDC2509C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509C operates at 3.3 V V_{CC} . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509C does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

The CDC2509C is characterized for operation from 0°C to 85°C.

For application information refer to application reports *High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516* (literature number SLMA003) and *Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC)* (literature number SCAA039).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

FUNCTION TABLE

INPUTS			OUTPUTS			
1G	2G	CLK	1Y (0:4)	2Y (0:3)	FBOUT	
Х	Χ	L	L	L	L	
L	L	Н	L	L	Н	
L	Н	Н	L	Н	Н	
Н	L	Н	Н	L	н	
Н	Н	Н	Н	Н	Н	

functional block diagram



AVAILABLE OPTIONS

	PACKAGE		
TA	SMALL OUTLINE (PW)		
0°C to 85°C	CDC2509CPWR		



Terminal Functions

TERMINAL		TVDE	DECORIDATION			
NAME	NO.	TYPE	DESCRIPTION			
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC2509C clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.			
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.			
1G	11	I	Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.			
2G	14	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.			
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.			
1Y (0:4)	3, 4, 5, 8, 9	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated $25-\Omega$ series-damping resistor.			
2Y (0:3)	21, 20, 17, 16	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated 25- Ω series-damping resistor.			
AVCC	23	Power	Analog power supply. AV $_{CC}$ provides the power reference for the analog circuitry. In addition, AV $_{CC}$ can be used to bypass the PLL for test purposes. When AV $_{CC}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.			
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.			
Vcc	2, 10, 15, 22	Power	Power supply			
GND	6, 7, 18, 19	Ground	Ground			

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, AV _{CC} (see Note 1)	AV _{CC} < V _{CC} +0.7 V
Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 2)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state,	
V _O (see Notes 2 and 3)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. AV_{CC} must not exceed V_{CC}.
 - 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. This value is limited to 4.6 V maximum.
 - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions (see Note 5)

		MIN	MAX	UNIT
V _{CC} , AV _{CC}	Supply voltage	3	3.6	٧
V _{IH}	High-level input voltage	2		٧
V _{IL}	Low-level input voltage		0.8	٧
VI	Input voltage	0	VCC	٧
loн	High-level output current		-12	mA
lol	Low-level output current		12	mA
TΑ	Operating free-air temperature	0	85	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
^f clk	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†]		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	TYP‡	MAX	UNIT
ViK	Input clamp voltage	I _I = -18 mA	3 V			-1.2	٧
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			
VOH	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1			V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4			
		I _{OL} = 100 μA	MIN to MAX			0.2	
VOL	Low-level output voltage	I _{OL} = 12 mA	3 V			0.8	V
		I _{OL} = 6 mA	3 V			0.55	
		V _O = 1 V	3.135 V	-32			
ЮН	High-level output current	V _O = 1.65 V	3.3 V		-36		mA
		V _O = 3.135 V	3.465 V			-12	
	Low-level output current	V _O = 1.95 V	3.135 V	34			
loL		V _O = 1.65 V	3.3 V		40		mA
		V _O = 0.4 V	3.465 V			14	
Ц	Input current	V _I = V _{CC} or GND	3.6 V			±5	μΑ
I _{CC} §	Supply current	$V_I = V_{CC}$ or GND, $I_O = 0$, Outputs: low or high	3.6 V			10	μА
ΔlCC	Change in supply current	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3.3 V to 3.6 V			500	μА
Ci	Input capacitance	V _I = V _{CC} or GND	3.3 V		4		pF
Co	Output capacitance	V _O = V _{CC} or GND	3.3 V		6		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 30 pF (see Note 6 and Figures 1 and 2)‡

PARAMETER		FROM (INPUT)/CONDITION	TO (OUTPUT)	V _{CC} , AV _{CC} = 3.3 V ± 0.165 V			UNIT
		(INFOT)/CONDITION	(0011-01)	MIN	TYP	MAX	
	Phase error time – static (normalized) (See Figures 3 – 8)	CLKIN↑ = 66 MHz to100 MHz	FBIN↑	-150		150	ps
t _{sk(o)}	Output skew time§	Any Y or FBOUT	Any Y or FBOUT			200	ps
	Phase error time – jitter (see Note 7)		Any Y or FBOUT	- 50		50	
	Jitter(cycle-cycle) (See Figures 9 and 10)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT			100	ps
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%		55%	
t _r	Rise time (See Notes 8 and 9)	$V_O = 1.2 \text{ V to } 1.8 \text{ V},$ IBIS simulation	Any Y or FBOUT	2.5		1	V/ns
tf	Fall time (See Notes 8 and 9)	$V_O = 1.2 \text{ V to } 1.8 \text{ V},$ IBIS simulation	Any Y or FBOUT	2.5		1	V/ns

[‡] These parameters are not production tested.

- NOTES: `6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

 - Calculated per PC DRAM SPEC (tphase error, static jitter(cycle-to-cycle)).
 This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω/ 30 pf load for output swing of 04. V to 2 V.
 - 9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

Intel is a trademark of Intel Corporation.


PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.



 $[\]$ For ICC of AVCC, and ICC vs Frequency (see Figures 11 and 12).

 $[\]$ The $t_{sk(o)}$ specification is only valid for equal loading of all outputs.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z_O = 50 Ω , $t_r \leq$ 1.2 ns, $t_f \leq$ 1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Phase Error and Skew Calculations



CDC2509C

PHASE ADJUSTMENT SLOPE AND PHASE ERROR

vs LOAD CAPACITANCE




Figure 3

CDC2509A

PHASE ADJUSTMENT SLOPE AND PHASE ERROR

VS

LOAD CAPACITANCE





Figure 4

NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm, Z_O = 50 Ω Phase error measured from CLK to Y


B. CLF = Lumped feedback capacitance at FBIN







- NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm, Z_{O} = 50 Ω
 - B. Phase error measured from CLK to FBIN
 - C. CLY = Lumped capacitive load at Y
 - D. CLF = Lumped feedback capacitance at FBIN







16 AVCC = VCC = 3.465 V 14 Bias = 0/3 V AICC - Analog Supply Current - mA $C_{(LY)} = 30 pf$ C(LF) = 012 TA = 25°C See Notes A and B 10 8 6 4 2 0 30 150 10 110 130 fc - Clock Frequency - MHz Figure 11



f_C - Clock Frequency - MHz

Figure 12

110

130

150


SUPPLY CURRENT vs

NOTES: A. $C_{(LY)}$ = Lumped capacitive load at Y B. $C_{(LF)}$ = Lumped feedback capacitance at FBIN

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

10

30



MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

