

HIGH-SPEED 3.3V 32/16K x 16 **SYNCHRONOUS** DUAL-PORT STATIC RAM

IDT70V9279/69S/L

Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 6.5/7.5/9/12/15ns (max.)
 - Industrial: 7.5ns (max.)
- Low-power operation
 - IDT70V9279/69S

Active: 429mW (typ.)

Standby: 3.3mW (tvp.)

- IDT70V9279/69L


Active: 429mW (typ.)

Standby: 1.32mW (typ.)

- Flow-through or Pipelined output mode on either port via the FT/PIPE pin
- Counter enable and reset features

- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
 - 4ns setup to clock and 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 6.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 10ns cycle time, 100MHz operation in Pipelined output mode
- * Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 128-pin Thin Quad Flatpack (TQFP) package

Functional Block Diagram



NOTE:


1. A_{14x} is a NC for IDT70V9269.

MAY 2004

Description:

The IDT70V9279/69 is a high-speed 32/16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9279/69 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}_0$ and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 429mW of power.



- A_{14x} is a NC for IDT70V9269.
- 2. All VDD pins must be connected to power supply.
- 3. All Vss pins must be connected to ground.
- 4. Package body is approximately 14mm x 20mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

3743 tbl 02

Pin Names

Left Port	Right Port	Names
CE0L, CE1L	CEOR, CE1R	Chip Enables ⁽³⁾
R/WL	R/WR	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A14L ⁽¹⁾	A0R - A14R ⁽¹⁾	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
CLKL	CLKR	Clock
ŪBL	UB R	Upper Byte Select ⁽²⁾
<u>LB</u> L	LB R	Lower Byte Select ⁽²⁾
ĀDSL	ĀDSR	Address Strobe Enable
CNTENL	CNTENR	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

3743 tbl 01

NOTES:

- 1. Address A_{14x} is a NC for IDT70V9269.
- 2. \overline{LB} and \overline{UB} are single buffered regardless of state of $\overline{FT}/PIPE$.
- 3. $\overline{\text{CE}}_0$ and CE1 are single buffered when $\overline{\text{FT}}/\text{PIPE} = V_{\text{IL}}$, CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	<u>C</u> E₀ ⁽⁵⁾	CE1 ⁽⁵⁾	UB ⁽⁴⁾	LB ⁽⁴⁾	R/W	Upper Byte I/O ₈₋₁₅	Lower Byte I/O ₀₋₇	MODE
Х	↑	Н	Χ	Х	Χ	Χ	High-Z	High-Z	Deselected-Power Down
Х	↑	Χ	L	Х	Χ	Χ	High-Z	High-Z	Deselected-Power Down
Х	↑	L	Н	Н	Н	Χ	High-Z	High-Z	Both Bytes Deselected
Х	↑	L	Н	L	Н	L	DIN	High-Z	Write to Upper Byte Only
Х	↑	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	↑	L	Н	L	L	L	DATAN	DATAIN	Write to Both Bytes
L	↑	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	↑	L	Н	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	↑	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	↑	L	Н	L	L	Χ	High-Z	High-Z	Outputs Disabled

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. ADS, CNTEN, CNTRST = X.
- 3. $\overline{\sf OE}$ is an asynchronous input signal.
- 4 LB and UB are single buffered regardless of state of FT/PIPE.

 5. CEo and CE1 are single buffered when FT/PIPE = V_{IL}. CEo and CE1 are double buffered when FT/PIPE = V_{IL}, i.e. the signals take two cycles to deselect.

Truth Table II—Address Counter Control^(1,2,3)

1101	101010		<u> </u>		<u> </u>	<u> </u>		
External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
An	Х	An	↑	L ⁽⁴⁾	Χ	Н	Di/o (n)	External Address Used
Х	An	An + 1	↑	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	↑	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A 0	↑	Χ	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0

NOTES: 3743 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. \overline{CE}_0 , \overline{LB} , \overline{UB} , and \overline{OE} = V_{IL}; CE₁ and R/ \overline{W} = V_{IH}.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo, CE1, UB and LB.
- 5. The address counter advances if $\overline{\text{CNTEN}}$ = ViL on the rising edge of CLK, regardless of all other signals including $\overline{\text{CE}}_0$, CE1, $\overline{\text{UB}}$ and $\overline{\text{LB}}$.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	V DD
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES: 3743 tbl 04

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- 2. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	V _{DD} +0.3V ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V

3743 tbl 05

NOTES:

- 1. $V_{IL} \ge -1.5V$ for pulse width less than 10 ns.
- 2. VTERM must not exceed VDD + 0.3V.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	StorageTemperature	-65 to +150	۰C
TJN	Junction Temperature	+150	°C
Іоит	DC Output Current	50	mA

3743 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vpb + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vpb + 0.3V.
- 3. Ambient Temperature Under DC Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

NOTES:

3743 tbl 07

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

			70V9279/69S		70V92		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	V_{DD} = 3.6V, V_{IN} = 0V to V_{DD}	_	10	_	5	μΑ
luo	Output Leakage Current	CEO = VIH or CE1 = VIL, VOUT = 0V to VDD	_	10	_	5	μΑ
Vol	Output Low Voltage	IoL = +4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Іон = -4mA	2.4		2.4		V

1. At VDD ≤ 2.0V input leakages are undefined.

3743 tbl 08

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (3,6) (Vpp = 3.3V + 0.3V)

							70V9279/69X6 Com'l Only		79/69X7 I Only	70V9279/69X9 Com'l & Ind		
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit	
IDD	Dynamic Operating Current (Both	perating Outputs Disabled,		S L	220 220	395 350	200 200	335 290	180 180	260 225	mA	
	Ports Active)		IND	S L					180 180	270 235		
ISB1	Standby Current (Both	rrent (Both irts - TTL f = fMAX ⁽¹⁾	COM'L	S L	70 70	145 130	60 60	115 100	50 50	75 65	mA	
	Level Inputs)		IND	S L		_			50 50	85 75		
ISB2	Standby Current (One	\overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽⁵⁾	COM'L	S L	150 150	280 250	130 130	240 210	110 110	170 150	mA	
	Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	S L		_			110 110	180 160		
ISB3	Full Standby Current (Both	Both Ports CEL and CER > VDD - 0.2V,	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	1.0 0.4	5 3	mA	
	Ports - CMOS Level Inputs)	$VIN \ge VDD - 0.2V \text{ or} VIN \le 0.2V, f = 0^{(2)}$	IND	S L		_			1.0 0.4	5 3		
ISB4	Full Standby Current (One	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq V$ DD $- 0.2V$ ⁽⁵⁾	COM'L	S L	140 140	270 240	120 120	230 200	100 100	160 140	mA	
Level Inputs) Vi		VIN \geq VDD - 0.2V or VIN \leq 0.2V, Active Port, Outputs Disabled, f = fMAX ⁽¹⁾	IND	SL	_	_	_	_	100 100	170 150		

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of Vss to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. $V_{DD} = 3.3V$, $T_{A} = 25^{\circ}C$ for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ).
- 5. $\overline{CE}x = V_{IL}$ means $\overline{CE}_{0x} = V_{IL}$ and $CE_{1x} = V_{IH}$
 - $\overline{CE}x = V_{IH} \text{ means } \overline{CE}_{0X} = V_{IH} \text{ or } CE_{1X} = V_{IL}$
 - $\overline{CE}x < 0.2V$ means $\overline{CE}_{0x} < 0.2V$ and $CE_{1x} > V_{DD} 0.2V$
 - $\overline{\text{CE}}$ x \geq V_{DD} 0.2V means $\overline{\text{CE}}$ 0x \geq V_{DD} 0.2V or CE₁x \leq 0.2V
 - 'X' represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power rating (S or L).

3743 tbl 09b

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range^(3,6) (VDD = 3.3V ± 0.3V)(Cont'd)

-		Toltage				9/69X12 I Only		9/69X15 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
ldd	Dynamic Operating	CEL and CER= VIL, Outputs Disabled,	COM'L	S L	150 150	240 205	130 130	220 185	mA
	Current (Both Ports Active)	f = fMAX ⁽¹⁾	IND	S L	_	_	_	_	
ISB1	Standby Current (Both	rent (Both ts - TTL	COM'L	S L	40 40	65 50	30 30	55 35	mA
	Level Inputs)		IND	S L	_	_	_	_	
ISB2	Standby Current (One	CE"B" = VIH ⁽⁵⁾ Active Port Outputs Disabled	COM'L	S L	100 100	160 140	90 90	150 130	mA
	Port - TTL Level Inputs)		IND	S L			_	1 1	
ISB3	Full Standby Current (Both	Both Ports CEL and CER ≥ VDD - 0.2V,	COM'L	S L	1.0 0.4	5 3	1.0 0.4	5 3	mA
	Ports - CMOS Level Inputs)	$VIN \ge VDD - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(2)}$	IND	S L	_	_	_	_	
ISB4	Full Standby Current (One Port - CMOS	$\overline{\text{CE}}$ "A" $\leq 0.2\text{V}$ and $\overline{\text{CE}}$ "B" $\geq \text{VDD} - 0.2\text{V}^{(5)}$		S L	90 90	150 130	80 80	140 120	mA
	Level Inputs)	$VIN \ge \overline{V}DD - 0.2V$ or $VIN \le 0.2V$, Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S L	_	_	_	_	

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of Vss to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. $V_{DD} = 3.3V$, $T_{A} = 25^{\circ}C$ for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ).
- 5. $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0x} = V_{IL} \text{ and } CE_{1x} = V_{IH}$
 - $\overline{CE}X = VIH \text{ means } \overline{CE}0X = VIH \text{ or } CE1X = VIL$
 - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$ means $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$ and $\text{CE}\text{1x} \geq \text{V}_{\text{DD}} 0.2 \text{V}$

 - 'X' represents "L" for left port or "R" for right port.
- 6. 'X' in part numbers indicate power rating (S or L).

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

7343 tbl 10




Figure 1. AC Output Test load.




Figure 2. Output Test Load (For tckLz, tckHz, toLz, and toHz).
*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$ (Vpp = 3.3V ± 0.3V, TA = 0°C to +70°C)

	and Write Cycle Timing)(3,4)	70V92	70V9279/69X6 Com'l Only			70V9279/69X9 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through)(2)	19	_	22	_	25		ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	10	_	12	_	15	_	ns
tcH1	Clock High Time (Flow-Through) ⁽²⁾	6.5		7.5	_	12		ns
tcL1	Clock Low Time (Flow-Through) ⁽²⁾	6.5	_	7.5	_	12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	4	_	5	_	6	_	ns
tcl2	Clock Low Time (Pipelined) ⁽²⁾	4		5	_	6		ns
tr	Clock Rise Time	_	3		3	_	3	ns
tr	Clock Fall Time	_	3		3		3	ns
tsa	Address Setup Time	3.5	_	4	_	4	-	ns
tha	Address Hold Time	0	_	0		1		ns
tsc	Chip Enable Setup Time	3.5	_	4	_	4		ns
thc	Chip Enable Hold Time	0	_	0	_	1		ns
tsw	R/W Setup Time	3.5	_	4		4		ns
tHW	R/W Hold Time	0	_	0	_	1		ns
tsp	Input Data Setup Time	3.5	_	4		4		ns
thD	Input Data Hold Time	0	_	0	_	1		ns
tsad	ADS Setup Time	3.5	_	4	_	4	-	ns
thad	ADS Hold Time	0	_	0		1		ns
tscn	CNTEN Setup Time	3.5	_	4		4		ns
thon	CNTEN Hold Time	0	_	0		1		ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4	_	ns
tHRST	CNTRST Hold Time	0	_	0	_	1	_	ns
toe	Output Enable to Data Valid		6.5		7.5		9	ns
toLZ	Output Enable to Output Low-Z ⁽¹⁾	2	_	2	_	2	_	ns
tonz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		15		18		20	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	6.5		7.5	_	9	ns
toc	Data Output Hold After Clock High	2	_	2	_	2		ns
tckHz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2	_	2	_	2		ns
Port-to-Port I	Delay							
tcwdd	Write Port Clock High to Read Data Delay		24		28		35	ns
tccs	Clock-to-Clock Setup Time		9	_	10	_	15	ns

NOTES:

3743 thi 11a

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

^{2.} The Pipelined output parameters (tcyc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcb1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

^{4. &#}x27;X' in part number indicates power rating (S or L).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3,4)}$ (VDD = 3.3V ± 0.3V, TA = 0°C to +70°C)(Cont'd)

	and write Cycle Iming)(3,47 (VDD = 3.3V ±	70V927	70V9279/69X12 Com'l Only		70V9279/69X15 Com'l Only	
Symbol	Parameter	Min.	Max.	M in.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	30				
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	20		25		ns
tcH1	Clock High Time (Flow-Through) ⁽²⁾	12	_	12		ns
tCL1	Clock Low Time (Flow-Through) ⁽²⁾	12	_	12		ns
tcH2	Clock High Time (Pipelined) ⁽²⁾	8		10		ns
tcl2	Clock Low Time (Pipelined) ⁽²⁾	8	_	10		ns
tr	Clock Rise Time		3		3	ns
tF	Clock Fall Time		3		3	ns
tsa	Address Setup Time	4	_	4		ns
tha	Address Hold Time	1	_	1		ns
tsc	Chip Enable Setup Time	4	_	4	—	ns
thc	Chip Enable Hold Time	1	_	1	_	ns
tsw	R/W Setup Time	4	_	4		ns
thw	R/W Hold Time	1	_	1	—	ns
tsp	Input Data Setup Time	4	_	4		ns
tHD	Input Data Hold Time	1	_	1		ns
tsad	ADS Setup Time	4	_	4	_	ns
thad	ADS Hold Time	1	_	1	_	ns
tscn	CNTEN Setup Time	4	_	4		ns
thcn	CNTEN Hold Time	1	_	1		ns
tsrst	CNTRST Setup Time	4	_	4		ns
thrst	CNTRST Hold Time	1		1		ns
toe	Output Enable to Data Valid		12		15	ns
toLz	Output Enable to Output Low-Z ⁽¹⁾	2	_	2		ns
tonz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	25		30	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		12	_	15	ns
toc	Data Output Hold After Clock High	2	_	2	_	ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2		2	_	ns
Port-to-Port [Delay	•				
tcwdd	Write Port Clock High to Read Data Delay		40	_	50	ns
tccs	Clock-to-Clock Setup Time		15	—	20	ns
	1					

NOTES:

3743 tbl 11b

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


^{2.} The Pipelined output parameters (tcyc2, tcp2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.


^{4. &#}x27;X' in part number indicates power rating (S or L).

3743 drw 07

Timing Waveform of Read Cycle for Flow-through Output $(\overline{FT}/PIPE"x" = VIL)^{(3,7)}$




Timing Waveform of Read Cycle for Pipelined Output $(\overline{FT}/PIPE"x" = Vih)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = V_{IL}$, \overline{CNTEN} and $\overline{CNTRST} = V_{IH}$.
- 4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0 = \text{V}_{\text{IL}}$ or CE1 = V_{IL} following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. If $\overline{\sf UB}$ or $\overline{\sf LB}$ was HIGH, then the Upper Byte and/or Lower Byte of DATAouT for Qn + 2 would be disabled (High-Impedance state).
- 7. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow-Through Read⁽⁶⁾



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9279/69 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{UB}}$, $\overline{\text{LB}}$, $\overline{\text{OE}}$, and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/W, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 5. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.


 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.

Timing Waveform with Port-to-Port Flow-Through Read^(1,2,3,5)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; CE1, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- 3. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = VIL; $\overline{\text{CE}}_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read $(\overline{OE} = V_{IL})^{(3)}$




Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}}$ = V_{IL}; $\overline{\text{CE}}_1$, $\overline{\text{CNTEN}}$, and $\overline{\text{CNTRST}}$ = V_{IH}.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. \overline{CE}_0 , \overline{OE} , \overline{UB} , and \overline{LB} = V_{IL}; CE₁, R/ \overline{W} , and \overline{CNTRST} = V_{IH}.
- 2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
- 2. \overline{CE}_0 , \overline{UB} , \overline{LB} = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = V_{IL} constantly loads the address on the rising edge of the CLK, numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- 7. CNTEN = V_{IL} advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance.
 The 'An +1'Address is written to during this cycle.

Functional Description

The IDT70V9279/69 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{\text{CE}}_0$ or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9279/69's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{\text{CE}}_0$ LOW and CE1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT70V9279/69 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70V9279/69 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.



NOTE:

1. A15 is for IDT70V9279. A14 is for IDT70V9269.

Ordering Information



Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part			
70V927S/L25	70V9279S/L12			
70V927S/L30	70V9279S/L15			

3743 tbl 12

IDT Clock Solution for IDT70V9279/69 Dual-Port

IBT Glook Goldtion for IBT / GTOZI G/GG Budi T GTC											
IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications			IDT	IDT				
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device			
70V9279/69	3.3	LVTTL	9pF	40%	100	150ps	2305 2308 2309	49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E			

3743 tbl 13

Datasheet Document History

1/12/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections Added additional notes to pin configurations Page 14 Added Depth & Width Expansion section

6/15/99: Page 4 Deleted note 6 for Table II 9/29/99: Page 7 Corrected typo in heading

11/10/99: Replaced IDT logo

3/31/00: Combined Pipelined 70V9279/69 family and Flow-through 70V927 family offerings into one data sheet

Changed ±200mV in waveform notes to 0mV

Added corresponding part chart with ordering information

1/17/01: Page 4 Changed information in Truth Table II

Increased storage temperature parameters

Clarified TA parameter

Page 5 DC Electrical parameters—changed wording from "open" to "disabled"

Removed Preliminary status

02/25/04: Consolidated multiple devices into one datasheet

Changed naming conventions from Vcc to VDD and from GND to Vss

Page 2 Added date revision for pin configuration

Page 3 Added footnotes for UB, LB, CE0 and CE1 buffer conditions when FT or PIPE

Page 4 Added junction temperature to Absolute Maximum Ratings Table

Added Ambient Temperature footnote

Page 5 Added I-temp numbers for 9ns speed to DC Electrical Characteristics Table

Added 6ns speed DC power numbers to the DC Electrical Characteristics Table

Page 7 Added I-temp for 9ns speed to AC Electrical Characteristics Table

Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table

Page 18 Added 6ns speed grade and 9ns I-temp to ordering information

Added IDT Clock Solution Table

Page 1 & 19 Updated IDT logo, replaced IDT™ logo with IDT® logo

05/04/04: Page 1 & 18 Added 7ns speed grade to ordering information

Page 5 Added 7ns speed DC power numbers to the DC Electrical Characteristics Table Page 8 Added 7ns speed AC timing numbers to the AC Electrical Characteristics Table

