MOTOROLA SEMICONDUCTOR = **TECHNICAL DATA**

Designer's Data Sheet

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate


This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads





TMOS POWER FET 6 AMPERES $R_{DS(on)} = 0.8 \text{ OHM}$ 100 VOLTS



MAXIMUM RATINGS

3

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	100	Vdc
Drain-Gate Voltage (RGS = 1 M Ω)	VDGR	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I _D	6 12	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	50 0.4	Watts W/°C
Operating and Storage Temperature Range	Tj, T _{stg}	- 65 to 150	°C



Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	260	°C



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS				····	
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)		V _{(BR)DSS}	100	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)		IDSS	=	10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		^I GSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		100	nAdc
ON CHARACTERISTICS*		L.			.l.,
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		V _{GS(th)}	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 3 Adc)		R _{DS(on)}	_	0.8	Ohm
Drain-Source On-Voltage ($V_{GS}=10$ ($I_D=6$ Adc) ($I_D=3$ Adc, $T_J=100^{\circ}$ C)	V)	V _{DS(on)}	_	4.2 3.6	Vdc
Forward Transconductance (V _{DS} = 15 V, I _D = 3 A)		9FS	1	_	mhos
YNAMIC CHARACTERISTICS			•		· · · · · · · · · · · · · · · · · · ·
Input Capacitance		Ciss	_	400	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ f = 1 MHz)	Coss	_	200	
Reverse Transfer Capacitance		C _{rss}	_	100	
WITCHING CHARACTERISTICS* (TJ =	= 100°C)				
Turn-On Delay Time		^t d(on)		25	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r	_	25	
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 13 and 14	^t d(off)	_	50	
Fall Time		t _f	_	50	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V) See Figure 12	a_{g}	6.5 (Typ)	15	пС
Gate-Source Charge		a_{gs}	3.5 (Typ)	-	
Gate-Drain Charge		Ω_{gd}	3 (Typ)	_	
OURCE DRAIN DIODE CHARACTERIS	TICS*				
Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	1.3 (Typ)	2.5	Vdc
Forward Turn-On Time		ton	Limited	by stray ind	ductance
Reverse Recovery Time		t _{rr}	250 (Typ)	+	ns
NTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw or (Measured from the drain lead 0.25"	·	Ld	3.5 (Typ) 4.5 (Typ)	_	nH
Internal Source Inductance (Measured from the source lead 0.25	" from package to source bond pad.)	L _S	7.5 (Typ)		

^{*}Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching versus Gate Resistance





Figure 10. Thermal Response






Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms