

4 MEGA BIT (262,144 WORD \times 16 BIT)
CMOS ONE TIME PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC544096P/F is a 262,144 word \times 16 bit CMOS one time programmable read only memory. The TC544096P/F is JEDEC standard pin configuration.


TC544096P/F is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 60mA/8.3MHz and access time of 120ns/150ns.

The electrical characteristics and programming method and the same as U.V. EPROM TC574096D's once programmed, the TC544096P/F can not be erased because of using plastic package without transparent window.

FEATURES

- Peripheral circuit : CMOS
- Single 5V power supply
- Memory cell : N-MOS
- Full static operation
- Fast access time
- High speed programming operation : tpw 50 μ s
- TC544096P/F-120 : 120ns ($V_{CC}=5.0V \pm 10\%$)
- Input and output TTL compatible
- TC544096P/F-150 : 150ns ($V_{CC}=5.0V \pm 10\%$)
- JEDEC standard 40 pin
- Low power dissipation
- TC544096P : DIP40-P-600
- Active : 60mA/8.3MHz
- TC544096F : SOP40-P-525
- Standby : 100 μ A

PIN CONNECTION (TOP VIEW)




PIN NAMES

A0~A17	Address Inputs
D0~D15	Outputs (Inputs)
CE	Chip Enable Input
OE	Output Enable Input
VCC	VCC Supply Voltage
VPP	Program Supply Voltage
VSS	Ground

TC544096P/F-120, 150

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	CE	OE	V _{PP}	V _{CC}	D0-D15	Power
Read	L	L	5V	5V	Data Out	Active
Output Deselect	*	H			High Impedance	
Standby	H	*			Standby	
Program	L	H	12.50V	6.25V	Data In	Active
Program Inhibit	H	H			High Impedance	
Program Verify	*	L			Data Out	

* : H or L

MAXIMUM RATINGS

SYMBOL	CHARACTERISTIC	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6~7.0	V
V _{PP}	Program Supply Voltage	-0.6~14.0	V
V _{IN}	Input Voltage	-0.6~7.0	V
V _{IN} (A9)	Input Voltage (A9)	-0.6~13.5	V
V _{IO}	Input/Output Voltage	-0.6~V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature Time	260·10	°C·sec
T _{STG}	Storage Temperature	-65~125	°C
T _{OPR}	Operating Temperature	0~70	°C

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	TC544096P/F-120, 150
T _a	Ambient Temperature	0~70°C
V _{CC}	V _{CC} Power Supply Voltage	5V ± 10%
V _{PP}	V _{PP} Power Supply Voltage	0V~V _{CC} +0.6V

DC AND OPERATING CHARACTERISTICS

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} = 0~V _{CC}	-	-	± 10	μA
I _{CCO1}	Operating Current	CE = 0V I _{OUT} = 0mA	-	-	60	mA
I _{CCO2}					f = 1MHz	
I _{CCS1}	Standby Current	CE = V _{IH}	-	-	1	mA
I _{CCS2}		CE = V _{CC} - 0.2V	-	-	100	
V _{IH}	Input High Voltage	—	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	—	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} = 0V~V _{CC} +0.6V	-	-	± 10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0.4V~V _{CC}	-	-	± 10	μA

AC CHARACTERISTICS

SYMBOL	CHARACTERISTIC	TC544096P/F-120		TC544096P/F-150		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	120	-	150	ns
t _{CE}	CE to Output Valid	-	120	-	150	
t _{OE}	OE to Output Valid	-	60	-	70	
t _{DF1}	CE to Output in High-Z	-	50	-	60	
t _{DF2}	OE to Output in High-Z	-	50	-	60	
t _{OH}	Output Data Hold Time	0	-	0	-	

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Levels: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	-	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	-	10	12	

* This characteristic is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	-	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	6.00	6.25	6.50	V
V_{PP}	V_{PP} Power Supply Voltage	12.20	12.50	12.80	V

DC AND OPERATING CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.50\text{V} \pm 0.30\text{V}$)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IH} = 0 \sim V_{CC}$	-	-	± 10	μA
V_{OH}	Output High Voltage	$I_{OH} = -400\mu\text{A}$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1\text{mA}$	-	-	0.4	V
I_{CC}	V_{CC} Supply Current	-	-	-	30	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP} = 12.8\text{V}$	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS ($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.50\text{V} \pm 0.30\text{V}$)


SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	-	2	-	-	μs
t_{AH}	Address Hold Time	-	2	-	-	μs
t_{CES}	\overline{CE} Setup Time	-	0	-	-	μs
t_{CEH}	\overline{CE} Hold Time	-	0	-	-	μs
t_{OES}	\overline{OE} Set up Time	-	2	-	-	μs
t_{DS}	Data Set up Time	-	2	-	-	μs
t_{DH}	Data Hold Time	-	2	-	-	μs
t_{VPS}	V_{PP} Set up Time	-	2	-	-	μs
t_{VCS}	V_{CC} Set up Time	-	2	-	-	μs
t_{PW}	Program Pulse Width	-	45	50	55	μs
t_{OE}	\overline{OE} to Output Valid	$\overline{CE} = V_{IH}$	-	-	100	ns
t_{OFP}	\overline{OE} to Output in High-Z	$\overline{CE} = V_{IH}$	-	-	90	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and $C_L = 100\text{pF}$
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level : Input 0.8V and 2.2V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM OPERATION



- Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp}.
2. Removing the device from socket and setting the device in socket with V_{pp}=12.50V may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TC544096P/F's six operation-modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES	\overline{CE}	\overline{OE}	V_{PP}	V_{CC}	D0~D15	POWER
Read Operation	Read		L	L	5V	5V	Data Out	Active
	Output Deselect		*	H			High Impedance	
	Standby		H	*				Standby
Program Operation ($T_a = 25 \pm 5^\circ\text{C}$)	Program		L	H	12.50V	6.25V	Data In	Active
	Program Inhibit		H	H			High Impedance	
	Program Verify		*	L			Data Out	

Note : H ; V_{IH} , L : V_{IL} , * : V_{IH} or V_{IL}

READ MODE

The TC544096P/F has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) controls the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TC544096P/F's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC544096P/F has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC544096P/F is placed in the standby mode which reduce the operating current to 100 μA by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC544096P/F are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC544096P/F is in the programming mode when the V_{PP} input is at 12.50V and \overline{CE} is at Low under $\overline{OE}=V_{IH}$.

The TC544096P/F can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.50V) is applied to V_{PP} terminal, a high level \overline{CE} and \overline{OE} input inhibits the TC544096P/F from being programmed.

Programming of two or more TC544096P/F's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a low level program pulse is applied to the \overline{CE} of the desired device only and high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE


The device is set up in the high speed programming mode when the programming voltage (+12.50V) is applied to the V_{PP} terminal with $V_{CC}=6.25V$.

The programming is achieved by applying a single low level 50 μ s pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 50 μ s is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width of 1 time more than that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

HIGH SPEED PROGRAM MODE
FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC544096P/F which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from TC544096P/F by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} .

These two codes possess an odd parity with the parity bit of (D7).

The following table shows electric signature of TC544096P/F.

SIGNATURE	PINS	A ₀	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX DATA
	Manufacturer Code	V_{IL}	*	*	*	*	*	*	*	*	*	1	0	0	1	1	0	0	0
Device Code	V_{IH}	*	*	*	*	*	*	*	*	*	0	0	0	0	1	1	1	0	**0E


Notes : A9=12V±0.5V,

A₁-A₈, A₁₀-A₁₇, \overline{CE} , \overline{OE} = V_{IL}

* : Don't care

OUTLINE DRAWINGS

Plastic DIP
DIP40-P-600



TC544096P/F-120, 150

OUTLINE DRAWINGS

Plastic SOP
SOP40 - P - 525

