HITACHI

KAOHSIUNG HITACH -LECTRONICS CO.,LTD P.O. BOX 2627电话: 020-33819057 213TH EAST ST. K.E.P.Z. KAOHSIUNG TAIWAN R.O.C. i ends. com

FAX:(07) 821-5815

FOR MESSRS:

DATE: Oct. 17, 2003

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX16D11VM2CBA

CONTENTS

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX16D11VM2CBA-2	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX16D11VM2CBA-2	2-1/1
3	GENERAL DATA	7B64PS 2703-TX16D11VM2CBA-2	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX16D11VM2CBA-2	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX16D11VM2CBA-2	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX16D11VM2CBA-2	6-1/3~3/3
7	BLOCK DIAGRAM	7B64PS 2707-TX16D11VM2CBA-2	7-1/1
8	INTERFACE TIMING CHART	7B64PS 2708-TX16D11VM2CBA-2	8-1/6~6/6
9	DIMENSIONAL OUTLINE	7B63PS 2709-TX16D11VM2CBA-2	9-1/2~9-2/2
10	APPEARANCE STANDARD	7B64PS 2710-TX16D11VM2CBA-2	10-1/4~4/4
11	PRECAUTION IN DESIGN	7B64PS 2711-TX16D11VM2CBA-2	11-1/3~3/3
12	DESIGNATION OF LOT MARK	7B64PS 2712-TX16D11VM2CBA-2	12-1/1
13	PRECAUTION FOR USE	7B64PS 2713-TX16D11VM2CBA-2	13-1/1

*When product will be discontinued, customer will be informed by HITACHI with twelve months prior announcement.

ACCEPTED BY; *

PROPOSED BY; H. Galev

KAOHSIUNG HITACHI	7B64PS 2701-TX16D11VM2CBA-2	PAGE	1-1/1
ELECTRONICS CO.,LTD.	No.	.,.02	, ,

RECORD OF REVISION

DATE	OHEET N	CLIMMADV					
DATE	SHEET No.	SUMMARY					
Oct.17,'03	7B64PS2703-	Added (10) Average life time 50kb at 25°C					
	TX16D11VM2CBA-1	Added: (14) Viewing direction.					
	Page 3-1/1						
	7B64PS2708-	. INTERNAL PIN CONNECTION Changed CN2 pin No.					
	TX16D11VM2CBA-1						
	Page 8-6/6	1 VSS - GND for CFL					
		2 VCFL - Power Supply for CFL					
	7004000700	9. DIMENSIONAL OUTINE					
	1 D04F 321 09-	Changed the pin definition of CN21					
	TX16D11VM2CBA-1						
	Page 9-1/2	11.5 MOUNTING PRECAUTION					
	7B64PS2711-	Added : LCM assemble explanation.					
	TX16D11VM2CBA-1	Added . Low documer explanation.					
	Page 11-3/3						
	·	·					
	·						

KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	7B64PS 2702-TX16D11VM2CBA-2	PAGE	2-1/1
ELECTRONICS CO.,LTD.	11.70 I L	Oct. 17, 03	No.	7B04F3 2702-1X10D11VW2CDA-2	I AOL	2- #/ 1

3.GENERAL DATA

(1) Part Name TX16D11VM2CBA (2) Module Dimensions 173.0(W)mm x 70.0(H)mm x (7.0)max.(D)mm (3) LCD Active Area 148.8(W)mm x 53.76(H)mm (4) Dot Pitch 0.0775(W)mm x 3(R,G,B)(W) x 0.224(H)mm (5) Resolution 640 x 3(R,G,B))(W) x 240(H) dots (6) Color Pixel Arrangement R,G,B Vertical stripe (7) LCD Type Transmissive Color TFT LCD (Normally White) (8) Display Type Active Matrix (9) Number of Colors 262k Colors (R,G,B 6bit parallel) (10) Backlight Cold Cathode Fluorescent Tube (CFL) x 1 Average life time 50kh at 25°C, IL=5mA (11) Weight (110)g(12) Interface 40pin (C-MOS) (13) Power Supply Voltage 3.3V only (Include Timing Controller and Power Unit) (14) Viewing Direction 12 O'clock

4. ABSOLUTE MAXIMUM RATINGS

4.1 ELECTRICAL ABSOLUTE	- LCD	VSS=UV			
ITEM	SYMBOL	MIN.	MAX.	UNIT	COMMENT
Power Supply for Logic	VDD	-0.3	4.0	V	
Input Voltage	VI	-0.2	VDD+0.2		(Note 1)
Input Current	li	0	1	A	
Static Electricity	VESD0	-	(±100)	V	(Note 2,3)

VESD1

1/00-01/

(±8)

(Note 2.4)

Note 1: DTMG,DCLK,RD0~RD5,GD0~GD5,BD0~BD5.

Note 2: 200pF-250Ω 25°C - 70%RH Note 3: Interface Pin Connector.

Static Electricity

Note 4: The surface of metal bezel and LCD panel.

4.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

	OPE	OPERATING		ORAGE	COMMENT
ITEM	MIN. MAX.		MIN. MAX.		COMMENT
Ambient Temperature	0℃	50 ℃	-20 ℃	60℃	(Note 2,3,6)
Humidity	()	lote 1)	(Note 1)		Without condensation
Vibration	-	4.9m/s ² (0.5G)	-	19.6m/s ² (2G) (Note 5)	(Note 4)
Shock	-	29.4m/s ² (3G)	-	490m/s ² (50G) (Note 5)	XYZ directions (Note 7,8)
Corrosive Gas	Not Acceptable		Not Acceptable		

Note 1 : Ta ≤ 40°C :85%RH max.

Ta>40°C :Absolute humidity must be lower than the humidity of 85%RH at 40°C.

Note 2 : Ta at -20°C for 48h , at 60° C for 168h.

Note 3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 4:5Hz~100Hz(Except resonance frequency)


Note 5: This LCM will resume normal operation after finishing the test.

Note 6: The response time will be slower as low temperature.

Note 7: Pulse Width: 10ms

Note 8: The module has no mounting hole.

It should be fixed by the may of sandwiching-like method. (Fig.1)



ſ	KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	7B64PS 2704-TX16D11VM2CBA-2	PAGE	4-1/1
	ELECTRONICS CO.,LTD.	D, (1 L	001.17,00	No.			

5. ELECTRICAL CHARACTERISTICS

5.1 ELECTRICAL CHARACTERISTICS OF LCD

Ta=25°C,VSS=0V

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Power Supply Voltage	VDD	-	3.0	3.3	3.6	V
Input Voltage for Logic	nnut Voltage for Logic		2.0		VDD	V
(Note 1)	VI	"L" level	VSS		0.8	V
Power Supply Current (Note 2)	IDD for HVGA Display Mode	VDD-VSS=3.3V	1	(94)	1	mA
, ,	IDD for VGA Display Mode	VDD-VSS-3.3V	<u>-</u>	(110)	#	ША
Vsync Frequency	fV	-	(52)	(60)	(68)	Hz
	fH for HVGA Display Mode		(12.8)	(15.1)	(36.1)	kHz
Hsync Frequency	fH for VGA Display Mode	-	(25.3)	(29.5)	(36.1)	NI IZ
DOLK Francisco	fCLK for HVGA Display Mode		(8.7)	(10.7)	(26.7)	MHz
DCLK Frequency	fCLK for VGA Display Mode	-	(17.2)	(20.9)	(26.7)	1411 124

Note 1: DTMG,DCLK, RD0~RD5,GD0~GD5,BD0~BD5.

Note 2 : f V=60Hz,Ta=25℃, Pattern used as display pattern : All Black.

Note 3: Need to make sure of flickering and rippling of display when setting the frame frequency in your set.

5.2 FLECTRICAL CHARACTERISTICS OF BACKLIGHT

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Lamp Voltage	VL	-	(450)	-	Vrms	Ta=25℃
Frequency	fL	-	(55)	-	kHz	
Lamp Current (1Lamp)(Note 7)	IL	(2.0)	(5.0)	(7.0)_	mA	Ta=25℃
Starting Discharge Voltage	VS (Note 2)	(1300)	-	1	Vrms	Ta=5°ℂ

Note 1: Please design your lamp driving circuit (inverter) based on the above specifications, and inform HITACHI about it.

Note 2 : Starting discharge voltage is increased when LCM is operating under low temperature.

Please check the characteristics of your inverter before applying to your set.

Note 3 : Average life time of CFL will be decreased when LCM is operating under low temperature.

Note 4: Under lower driving frequency of an inverter, a certain Backlight system (CFL & CFL reflection sheet) may generate a sound noise. Before designing the inverter, please consider the driving frequency and noise.

Note 5: When IL is over 7.0mA, it may cause uneven contrast near CFL location, due to heat dispersion form CFL.

Note 6: We recommend to equip protection circuit (To stop output) which works under abnormal operation to the inverter for CFL.

			-	
KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	7B64PS 2705-TX16D11VM2CBA-2 PAGE 5-1/3
ELECTRONICS CO.,LTD.	DAIL	001.11,00	No.	, , , , , , , , , , , , , , , , , , , ,

6. OPTICAL CHARACTERISTICS

6.1 OPTICAL CHARACTERISTICS OF LCD

Ta=25[°]C (Backlight on)

• • • • • • • • • • • • • • • • • • • •								
ITEM		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
		θx	φ=0°,K≥5.0	_	(60)		deg	1~5
N. Consideration of the contract of the contra			<i>φ</i> =180°,K≧5.0		(60)		deg	1~5
Viewing Area		θ y	φ=90°,K≥5.0		(45)		deg	1~5
		θ y	<i>φ</i> =270°,K≥5.0		(60)	ı	deg	1~5
Contrast Ratio	Ratio		$\phi = 0^\circ, \theta = 0^\circ$	(100)	(200)	-	ı	5
Response Time (ri	Response Time (rise+fall)		φ=0°, θ=0°	-	(45)	1	ms	6
Color Tone	Dad	х		ı	(0.62)	-	ı	
(Primary Color)	Red	у		•	(0.34)	-	ı	
	0	х		•	(0.30)	-	ı	
	Green	у	4-0° 0-0°	1	(0.59)	-	-	
	Dlue	х	$\phi = 0^\circ$, $\theta = 0^\circ$	ſ	(0.14)	-	-	
	Blue	у			(0.09)	-	_	
	\\/bitc	х			(0.29)	-		
White		у		-	(0.31)	-	-	
			(B. 1	_		LUTAGE		

(Measurement condition : HITACHI standard)


(Note 3~6): See next page.

Note 1 : Driving Condition

Display Pattern : White Raster


ICFL Current: (5)mA


Note 2 : Measurement Condition (Transmitance)




KA OLIOULNIO LUTA OLU		6	h			
KAOHSIUNG HITACHI	DATE	Oct.17,'03	786400	2706-TX16D11VM2CBA-2	PAGE	6-1/3
ELECTRONICS CO.,LTD.	DATE		lo. 7504F3	ZIOO-IXIODII VIVIZODA-Z	I AGE	

Note 3 : Definition of θ and ϕ (Normal) Viewing direction







Note 4: Definition of Viewing angle \$\phi1\$ and \$\phi2\$



Contrast ratio "K" vs Viewing angle "φ"



Note 6: Definition optical response time



KAOHSIUNG HITACHI ELECTRONICS CO.,LTD.	DATE Oct.17,	3 Sh. No.	7B64PS 2706-TX16D11VM2CBA-2	PAGE	6-2/3
---	--------------	--------------	-----------------------------	------	-------

6.2 OPTICAL CHARACTERISTICS OF BACKLIGHT

ITEM	MIN.	TYP.	MAX.	UNIT	NOTE			
Brightness	_	(250)	-	cd/m ²	IL=(5)mA (Note 1,2)			
Rise Time	_	(3)	-	Minute	IL=(5)mA Brightness 80%			
Brightness Uniformity	-	_	(±25)	%	Under mentioned (Note 1,3,4)			

(Measurement condition: HITACHI standard)

CFL: 0h operation, Ta=25°C


Display data should all be "ON"

Note 1: Measurement after 10 minutes from CFL operating.

Average value of 9 points (Note 3)

Note 2: Brightness control: 100%.

Note 3: Measurement of the following 9 places on the display.




Note 4: Definition of the brightness tolerance.


Max. brightness or Min. brightness - Average brightness

Average brightness - X100

and the second s						
KAOHSIUNG HITACHI	\TE	Oct. 17, '03	h. 7864PS	2706-TX16D11VM2CBA-2	PAGE	6-3/3
ELECTRONICS CO.,LTD.	`''-	No. 17, 00 No.		2,00 1,00 1,00 1,00		0 0,0

7.BLOCK DIAGRAM





KAOHSIUNG HITACHI		Oct.17,'03	Sh.	7B64PS 2707-TX16D11VM2CBA-2	PAGE	7-1/1
ELECTRONICS CO.,LTD.	DATE	Oct. 17, 03	No.	7504F3 2707-1X10D17VW20D7-2		7-17:

8.INTERFACE TIMING

8.1.1 INTERFACE TIMING FOR HVGA DISPLAY MODE

	ITEM	MIN.	TYP.	MAX.	UNIT	SYMBOL	REMARKS
DCLK	Cycle time	37.5	(94)	114.9		tclk	
	Low level Width	15	-	_		twcL	
	High level Width	15	-	_	ns	twch	
	Rise time	-	-	25		trclk	
	Fall time	-	-	25		trclk	
	Duty	0.45	0.5	0.55		D	D= tclkl/clk
Hsync	Set up time	5	-		ns	tsн	for DCLK
	Hold time	10	-		113	tнн	IOI DOEK
	Cycle	679	(709)	739	tclk	thp	
	Valid width	4	5	5	ICLK	twн	
	Rise/Fall time	-	_	30	ns	Tur,tur	
Vsync	Set up	0			tclk	tsv	for Hsync
	Hold	2	-	_	ICLK	thv	101 113y110
	Cycle	245	(251)	533	tHP	tvp	
	Valid width	2	2	2	UTIP	· twv	
	Rise/Fall time	_	_	50	ns	tvr,tvf	
DTMG	Set up time	5	-	_	ns	tsı	for DCLK
	Hold time	10		_	113	tHI	TOI BOLK
1	Rise/Fall time	-		30	ns	Tir,tif	
	Horizontal back porch	24	(37)	50	tclk	tнвр	
	Horizontal front porch	15	(32)	49	LOLK	thep	
	Vertical back porch	4	(7)	196	tHP	tvbp	
	Vertical front porch	1	(4)	97	UTIF	tvfp	
Data	Set up time	5	-	-	ns	tsp	for DCLK
	Hold time	10	-	_	113	tho	,o. Doek
	Rise/Fall time	-	-	25	ns	Tor, tof	

Note: Vsync Cycle No. should be set to odd.

KAOHSIUNG HITACHI ELECTRONICS CO.,LTD. DATE Oct.17,'03 Sh. No. 7B64PS 2708-TX16D11VM2CBA-2 PAGE	8-1/6	
--	-------	--


8.1.2 INTERFACE TIMING FOR VGA DISPLAY MODE

	ITEM	MIN.	TYP.	MAX.	UNIT	SYMBOL	REMARKS
DCLK	Cycle time	37.4	(47.8)	58.1		tc∟ĸ	-
	Low level Width	15		-] ·	twcL	
	High level Width	15	_	_	ns	twch	
	Rise time	-	_	25		trclk	
	Fall time	-	-	25		trclk	
	Duty	0.45	0.5	0.55	_	D	D= tclkL/clk
Hsync	Set up time	5	-	-	no	tsн	for DCLV
	Hold time	10	_	-	ns	tнн	for DCLK
	Cycle	679	(709)	739	tour	the	
	Valid width	4	5	5	tclk	twн	
	Rise/Fall time	-	_	30	ns	Thr,thr	
Vsync	Set up	0	-	-	+ 0.14	tsv	for House
	Hold	2		-	tclk	thv	for Hsync
	Cycle	485	(491)	533	tur	tvp	
	Valid width	2	2	2	the	twv	
	Rise/Fall time	_	-	50	ns	tvr,tvf	
DTMG	Set up time	5	-	-	ne	tsı	for DCLK
	Hold time	10	-	-	ns	thi	IOI DOLK
	Rise/Fall time_	-		30	ns	Tir,tif	
	Horizontal back porch	24	(37)	50	tclk	tнвр	
	Horizontal front porch	15	(32)	49	ICLK	thrp	
	Vertical back porch	4	(7)	28	tнР	t∨в₽	
	Vertical front porch	1	(4)	25	IHP	tvfp	
Data	Set up time	5	-	-	ne	tsp	for DCLK
	Hold time	10	-	-	ns	tно	O DOLK
	Rise/Fall time	_	-	25	ns	Tor,tof	

Note: Vsync Cycle No. should be set to odd.

KAOHSIUNG HITACHI	DATE	Oct 17 '02	Sh.	7B64PS 2708-TX16D11VM2CBA-2 PA	C.E.	0.0/0
ELECTRONICS CO.,LTD.	DATE	Oct.17,'03	No.	7B64PS 2708-TX16D11VM2CBA-2 PA	ļ	

8.2 TIMING CHART (Data is latched negative edge trigger of DCLK)




Note 1: DTMG is definition of the above timing for Hsync and Vsync.

Note 2: No matter when Hsync and Vsync is inputted ,this LCM can be drove only DTMG Signal. DTMG should be set to low level when it is not input valid data.

KAOHSIUNG HITACHI	DATE		sn. E	7B64PS 2708-TX16D11VM2CBA-2	DVCE	8-3/6
ELECTRONICS CO.,LTD.	DATE	Oct.17,'03	10.	7804F3 2700-TATODTTVWIZCBA-2	IAOL	0-3/0

8.3 POWER ON/OFF SEQUENCE



POWER ON $t_1 \le 15 \text{ms}$ $0 \text{ms} < t_2 \le 45 \text{ms}$ $0.1 \text{s} \le t_3$ POWER OFF $5ms \le t_4$ $0ms \le t_5 \le 45ms$ $0ms \le t_6 \le 20ms$ $0.4s \le t_7$

Note 1 : $0V \le VI(t) \le VDD(t)$

VI(t) and VDD(t) is a surfeit of condition for power on/off.

Note 2 : Input Voltage(Signal) should not be set high impedance when power on.

8.4 RELATIONSHIP BETWEEN DISPLAYED COLOR AND INPUT DATA

	COLOR & GRAY	GRAY SCALE								DA	TA S	SIGN	IAL							
	SCALE	LEVELS	R0	R1	R2	R3	R4	R5	G0	G1	G2	G3	G4	G5	B0	B1	B2	ВЗ	B4	B5
	Black	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	-	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Green	-	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Cyan	- :	0	0	0	0_	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Color	Red	-	1	1_	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Magenta	-	1	1_	1	1	1_	1	0	0	0	0	0	0	1	1	1	1	1	1
}	Yellow	-	1	1	1	1	1	1	1	1	1_	1	1	1_	0	0	0	0	0	0
	White	-	1	1_	1	1	1	1	1	1	1	1	1_	1	1	1	1	1	1	1
	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	GS1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Darker	GS2	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Red	Î	<u> </u>				<u> </u>						<u> </u>						<u> </u>		
i Neu	\	<u></u>	\											<u> </u>						
	Brighter	GS61	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	V	GS62	0	_1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red	GS63	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	†	GS1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	Darker	GS2	0	0	0	0_	0	0	0_	1	0	0_	0	0	0_	0	0	0	0	0
Green	1	-				<u> </u>						<u> </u>		_				<u> </u>		
Olcon	V	—				↓						<u> </u>						 		
	Brighter	GS61	0	0	0	0	0	0	1	0	1_	1	1	1	0	0	0	0	0	0
	<u> </u>	GS62	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0
	Green	GS63	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0_	0 -	0	0	0	0
	↑	GS1	0	0	0	0	0	0	0	0	0	0	0	0	1_	0	0	0	0	0
	Darker	GS2	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Blue	1	*				<u> </u>						<u> </u>						<u> </u>		
Dide	. ↓	<u> </u>			···	<u> </u>					-	<u>↓</u>					↓			
:	Brighter	GS61	0_	0	0	0_	0	0	0	0	0	0	0	0	1	0	1	1	1	1
	<u> </u>	GS62	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	_1	1
	Blue	GS63	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

KAOHSIUNG HITACHI	ATE	Oct.17,'03	Sh.	7B64PS 2708-TX16D11VM2CBA-2 PAGE 8-5/6
ELECTRONICS CO.,LTD.	· ·	ַ וְר	No.	

8.5 INTERNAL PIN CONNECTION

CN1 JAE: FA5B040HP1(Suitable FPC: t0.3±0.05mm, 0.5±0.05mm pitch)

PIN No.	SIGNAL	FUNCTION
1	VDD	Power Supply for Logic
2	VDD	Power Supply for Logic
3	VDD	Power Supply for Logic
4	VDD	Power Supply for Logic
5	NC	No Connection
6	DTMG	Timing Signal for Data
7	VSS	GND
8	DCLK	Dot Clock
9	VSS	GND
10	NC	No Connection
11	VSS	GND
12	B5	
13	B4	Blue Data
14	B3	
15	VSS	GND
16	B2	
17	B1	Blue Data
18	В0	
19	VSS	GND
20	G5	
21	G4	Green Data
22	G3	
23	VSS	GND
24	G2	
25	G1	Green Data
26	G0	
27	VSS	GND
28	R5	
29	R4	Red Data
30	R3	
31	VSS	GND
32	R2	
33	R1	Red Data
34	R0	
35	Vcom	Common Voltage (Generated by LCM)
36	VSS	GND
37	NC	No Connection
38	NC	No Connection
39	NC	No Connection
40	NC	No Connection

CN2 JST Housing : BHSR-02VS-1 (Suitable Connector : JST SM02B-BHSS-1)


Contact pin: SBHS-002T-P0.5


Contact pin Contact in the							
PIN	SIGNAL	LEVEL	FUNCTION				
No.				:			
1	VSS	-	GND for CFL				
2	VCFL	_	Power Supply for CFL				

KAOHSIUNG HITACHI	Sh. Sh. 7B64PS 2708-TX16D11VM2CBA-2 PAGE	8-6/6
ELECTRONICS CO.,LTD.	No. No.	

9. DIMENSIONAL OUTLINE

9.1 DIMENDIONAL OUTLINE OF LCM





Scale : NTS Unit : mm

KAOHSIUNG HITACHI	DATE	Oct 17 102	Sh.	7D62BC 2700 TV46D44/M20CDA 2	DAGE	
ELECTRONICS CO.,LTD.	DATE	Oct.17,'03	No.	7B63PS 2709-TX16D11VM2CBA-2	PAGE	9-2/2


10. APPEARANCE STANDARD

10.1 APPEARANCE INSPECTION CONDITION


Visual inspection should be done under the following condition.

- (1) The inspection should be done in a dark room.(More than 1000(lx) and non-directive)
- (2) The distance between eyes of an inspector and the LCD module is 30cm.
- (3) The viewing zone is shown the figure.

The θ is defined as $\theta \le 45^\circ$ for LCM power off $\theta \le 5^\circ$ for LCM power on



10.2 DEFINITION OF ZONE



KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	7B64PS 2710-TX16D11VM2CBA-2	PAGE	10-1/4
ELECTRONICS CO.,LTD.	DATE	001.17,03	No.		.,.02	, , , ,

10.3 APPEARANCE SPECIFICATION

(1)LCD Appearance

*) If the problem related to this section occurs about this item, the responsible persons of both party (Customer and HITACHI) will discuss the matter in detail.


	ITEM	CRITERIA							
- 5	Scratches	Length L(mm)		Width W(mm)	Ni	ximum umber eptable	Minimum Space		
		Ignored		W≦0.02	lg	nored	-	d A,B	
		L≦40	0.0	2 <w≦0.04< td=""><td></td><td>10</td><td>-</td><td>_</td></w≦0.04<>		10	-	_	
		L≦20		W≦0.04		10			
	Dent	Distinguished (To be judged)		A	
	Wrinkles in Polarizer_	Same as abo	_					A	
F	Bubbles	Average				Maximum			
			(mm)			Accep		-	
		0.2 <d< td=""><td><u>≤0.2</u></td><td></td><td></td><td>Igno 12</td><td></td><td>- A</td></d<>	<u>≤0.2</u>			Igno 12		- A	
		0.2 <d< td=""><td></td><td></td><td></td><td>3</td><td></td><td>1</td></d<>				3		1	
		0.5 <d< td=""><td></td><td><u> </u></td><td></td><td>nor</td><td></td><td>┨</td></d<>		<u> </u>		nor		┨	
\vdash	Ctains	0.5 \ D		-ilamentous (line s			<u> </u>	
	Stains Foreign	Length	- †	Width			ım Number	1	
	Materials	L(mm)		W(mm)		Acceptable		A,B	
'	Materials	L≦2.0		W≦0	0.03	Ignored			
L	Dark Spot	L≦3.0	$\neg \dagger$	0.03 <w≦0< td=""><td>0.05</td><td></td><td>6</td><td colspan="2"></td></w≦0<>	0.05		6		
	·	L≦2.5		0.05 <w≦0< td=""><td>).1</td><td></td><td>1</td><td></td></w≦0<>).1		1		
C				Round(Do	t shap	e)			
D		Average Diam	eter	Maximum Number		Minim	ium Space		
١,		D(mm)		Acceptabl	le			-	
		D<0.2		Ignored		- 40			
		0.2≦D<0.3		10			0 mm	_ A,B	
		0.3≦D<0.4	1	5		3	0 mm	4	
		0.4≦D		none					
		The total number Filamentous + Round=10							
<u> </u>		Those wiped out easily are acceptable To be judged by HITACHI standard							
	Color Tone	Same as abo		HITACHI SIA	<u>llualu</u>			A	
_	Color Uniformity Dot Defect	Same as abo	JVE			Maxir	num	† ^\	
	DOLDEIGO					Num			
						Accep	table		
		Sparkle mode		1 dot		4			
				2 dots		1		A	
			Tota	I (Note.(3)-(f))		5		J ^	
		Black mode		1 dot		5		4	
				2 dots	-	2		-	
				I (Note.(3)-(f))	7	5		-	
			ı ota	I (Note.(3)-(f))	l	1(<i>.</i>		
HSII	UNG HITACHI	TE Oct.17,'03	Sh	. 7864PS 27		16D11VM	2CBA-2 PAG		

(2) CFL BACKLIGHT APPEARANCE


No.	ITEM		APPLIED ZONE			
С	Dark Spots White Spots	Average Diam D(mm)	eter	Maximun	n Number Acceptable	A
F	Foreign Materials	D≦0.4	 -		Ignored	
[(Spot)	0.4 <d< td=""><td></td><td></td><td>None</td><td></td></d<>			None	
В	Foreign Materials (Line)	Width W(mm)		ngth nm)	Maximum Number Acceptable	
A		\	L≦2.5		1	Α
C		W≦0.2	2.5 <l< td=""><td>None</td><td></td></l<>		None	
K		0.2 <w< td=""><td colspan="2">-</td><td>none</td><td></td></w<>	-		none	
L	Scratches	Width W(mm)		ngth nm)	Maximum Number Acceptable	
G		W≦0.1			Ignored	
Н				11.0	1	Α
Т		0.1 <w≦0.2< td=""><td>11.0</td><td>)<l< td=""><td>None</td><td></td></l<></td></w≦0.2<>	11.0) <l< td=""><td>None</td><td></td></l<>	None	
		0.2 <w< td=""><td></td><td></td><td>None</td><td></td></w<>			None	

KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	7B64PS 2710-TX16D11VM2CBA-2	PAGE	10-3/4
ELECTRONICS CO.,LTD.	DATE	Oct. 17, 03	No.	75041 3 27 10-1X 105 11 VW 2057 12		10 0, 1

Note 1: Definition of average diameter (D)



Note 2: Definition of length (L) and width (W)



Note 3: Definition of dot defect

(a) Dot Defect: Defect Area > 1/2 dot

(b) Sparkle mode: Brightness of dot is more than 30% at Black raster.


(c) Black mode: Brightness of dot is less than 70% at R.G.B raster.

(d) 1 dot: Defect dot is isolated, not attached to other defect dot.

(e) N dot: N defect dots are consecutive (fig.1).

(N means the number of defect dots.)

(fig.1)



2 dots defect included defect dot "X" is defined as follows.

Adjacent dots to defect dot "X":



(f) Counting definition of adjacent dots (1 set): same as 1 dot defect.

(g) Those wiped out easily are acceptable.

11. PRECAUTION IN DESIGN

11.1 PRECAUTIONS AGAINST ELECTROSTATIC DISCHARGE

As this module contains C-MOS LSIs, it is not strong against electrostatic discharge. Make certain that the operator's body is connected to the ground through a list band, etc. And don't touch I/F pins directly.

11.2 HANDLING PRECAUTIONS

(1) As the adhesives used for adhering upper/lower polarizer's and frame are made of organic substances which will be deteriorated by a chemical reaction with such chemicals as acetone, toluene, ethanol and isopropyl alcohol. The following are recommended for use:

normal hexane

Please contact with us when it is necessary for you to use chemicals other than the above.

- (2) Lightly wipe to clean the dirty surface with absorbent cotton or other soft material like chamois, soaked in the recommended chemicals without scrubbing it hardly. Always wipe the surface horizontally or vertically. Never give a wipe in a circle. To prevent the display surface from damage and keep the appearance in good state, it is sufficient, in general, to wipe it with absorbent cotton.
- (3) Immediately wipe off saliva or water drop attached on the display area because it may cause deformation or faded color.
- (4) Fogy dew deposited on the surface may cause a damage, stain or dirt to the polarizer. When you need to take out the LCD module from some place at low temperature for test, etc. It is required to be warmed them up to temperature higher than room temperature before taking them out.
- (5) Touching the display area or I/F pins with bare hands or contaminating them are prohibited, because the stain on the display area and poor insulation between terminals are often caused by being touched with bare hands.

 (Some cosmetics are detrimental to polarizer's.)
- (6) In general, the glass is fragile so that, especially on its periphery, tends to be cracked or chipped in handling. Please not give the LCD module sharp shocks by falling, etc.
- (7) Maximum pressure to the surface must be less than 1.96×10⁴ Pa.

 And if the pressure area is less than 1cm², maximum pressure must be less than 1.96N.
- (8) Since the metal width is narrow on these locations (see page 9-1/2), please careful with handling.
- (9) Top sheets shall be cleaned gently using a soft cloth such as those used for glasses. Hard wiping accumulated dust will leave scars on the surface even using a cloth.

KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	7B64PS 2711-TX16D11VM2CBA-2	PAGE	11-1/3	
ELECTRONICS CO.,LTD.	DATE		No.				

11.3 OPERATION PRECAUTION

- (1) Using a LCM module beyond its maximum ratings may result in its permanent destruction. LCM module's should usually be used under recommended operating conditions shown in chapter 4. Exceeding any of these conditions may adversely affect its reliability.
- (2) Response time will be extremely delayed at lower temperature than the specified operating temperature range and on the other hand LCD's shows dark blue at higher temperature.

 However those phenomena do not main defects of the LCD module. Those phenomena will disappear in the specified operating temperature range.
- (3) If the display area is pushed hard during operation, some display patterns will be abnormally display.
- (4) A slight dew depositing on terminals may cause electrochemical reaction which leads to terminal open circuit. Please operate the LCD module under the relative condition of 40℃ 85%RH.


11.4 STORAGE

In case of storing LCD module for a long period of time (for instance, for years) for the purpose of replacement use, the following precautions necessary.

- (1) Store the LCD modules in a dark place; do not expose them to sunlight or ultraviolet rays.
- (3) Store the LCD modules in the container which is used for shipping from us.
- (4) No articles shall be left on the surface over an extended period of time.

11.5 MOUNTING PRECAUTION


- (1) When assembling the LCM Module, please refer to the below.
- (2) The use of cushion is recommended in order to protect the module from shock.



12. DESIGNATION OF LOT MARK

12.1 LOT MARK

Lot mark is consisted of 5 digits for production lot and 5 digits for production control.



Year	Figure in
	lot mark
2003	3
2004	4
2005	5
2006	6
2007	7

Month	Figure in	Month	Figure in		
	lot mark		lot mark		
Jan.	01	Jul.	07		
Feb.	02	Aug.	08		
Mar.	03	Sep.	09		
Apr.	04	Oct.	10		
May	05	Nov.	11		
Jun.	06	Dec.	12		


Figure in
lot mark
1
2
3
4
5

12.2 SERIAL No.

Serial No. is consisted of 5 digits number (00001~99999).

12.3 LOCATION OF LOT MARK

Label is bring attached on the back side of module.



KAOHSIUNG HITACHI	DATE	Oct.17,'03	Sh.	 7B64PS2712-TX16D11VM2CBA-2	PAGE	12-1/1
ELECTRONICS CO.,LTD.	DATE	Oct. 17, 03	No.	75041 021 12 17(105) 17(11) 2057 (2		,

13. PRECAUTION FOR USE

- (1) A limit sample should be provided by the both parities on an occasion when the both parties agree to its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.
- (2) On the following occasions, the handling of the problem should be decided through discussion and agreement between responsible persons of the both parties.
 - (1) When a question is arisen in the specifications.
 - (2) When a new problem is arisen which is not specified in this specifications.
 - (3) When an inspection specifications change or operating condition change by customer is reported to HITACHI, and some problem is arisen in the specification due to the change.
 - (4) When a new problem is arisen at the customer's operating set for sample evaluation.
- (3) Regarding the treatment for maintenance and repairing, both parties will discuss it in six months later after latest delivery of this product.

The precaution that should be observed when handling LCM have been explained above.

If any points are unclear or if you have any requests, please contact with HITACHI.