



## DATA SHEET

# MOS INTEGRATED CIRCUIT **μPD6222**

### I<sup>2</sup>C-BUS COMPATIBLE 8BIT 12CHANNEL D/A CONVERTER

#### DESCRIPTION

The μPD6222 is an 8-bit monolithic CMOS digital-to-analog converter using the R-2R technique. The μPD6222 incorporates a 12-channel digital-to-analog converters and I<sup>2</sup>C-bus compatible interface. The designer needs only 2 signals (Serial Data and Serial Clock) to interface and can use 8-ICs (96-channels) on same bus to control chip-select terminals.

The μPD6222 incorporates Output CMOS Buffer to achieve wide output voltage range and two reference voltage terminals.

The μPD6222 is ideal for automatic control for color-television.

#### FEATURES


- 12-channel 8-bit digital-to-analog converter using the R-2R ladder technique
- I<sup>2</sup>C-bus compatible serial interface (Serial Data and Serial Clock)
- 8-ICs (96-channels) can be connected by chip-select terminals
- Output CMOS Buffer to achieve wide output voltage range
- Two reference voltage

#### ORDERING INFORMATION


PART NO.	PACKAGE
μPD6222CS	24-pin plastic shrink DIP (300 mil)
μPD6222GS	24-pin plastic SOP (300 mil)

**Caution Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C patent Right to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.**

## BLOCK DIAGRAM



## PIN CONNECTION DIAGRAM (Top View)




## PIN CONFIGURATION

PIN NO.	SYMBOL	FUNCTION
1	GND	Ground
2	SCL	Serial Clock Input
3	SDA	Serial Data Input (Output: acknowledgement signal)
4	AO7	Analog Output Channel 7
5	AO8	Analog Output Channel 8
6	AO9	Analog Output Channel 9
7	AO10	Analog Output Channel 10
8	AO11	Analog Output Channel 11
9	AO12	Analog Output Channel 12
10	V <sub>refL1</sub>	GND Side Reference Voltage Input 1 (The current of I <sub>refL1</sub> flows out from IC.)
11	V <sub>refU1</sub>	V <sub>cc</sub> Side Reference Voltage Input 1 (The current of I <sub>refU1</sub> flows into IC.)
12	V <sub>refL2</sub>	GND Side Reference Voltage Input 2 (The current of I <sub>refL2</sub> flows out from IC.)
13	V <sub>refU2</sub>	V <sub>cc</sub> Side Reference Voltage Input 2 (The current of I <sub>refU2</sub> flows into IC.)
14	AO1	Analog Output Channel 1
15	AO2	Analog Output Channel 2
16	AO3	Analog Output Channel 3
17	AO4	Analog Output Channel 4
18	AO5	Analog Output Channel 5
19	AO6	Analog Output Channel 6
20	V <sub>cc</sub>	Analog Power Supply
21	V <sub>DD</sub>	Digital Power Supply
22	CS2	Chip Select 2
23	CS1	Chip Select 1
24	CS0	Chip Select 0


**Note** For “Power On Reset” function, when this IC is powered on, Analog Output Data (D0, D1 ⋯ D7) will be set all 0. And the all Analog Output will be Zero Scale (1LSB + V<sub>refL</sub>).

**EQUIVALENT CIRCUIT OF PIN**


- **Equivalent Circuit of CS0, CS1, CS2 Pins**




- **Equivalent Circuit of SCL Pin**



- **Equivalent Circuit of SDA Pin**



- Equivalent Circuit of  $V_{refU1}$ ,  $V_{refU2}$ ,  $V_{refL1}$ ,  $V_{refL2}$  and AO1 to 12 Pins



## ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	LIMITS	UNIT
Digital Supply Voltage		V <sub>DD</sub>	-0.3 to +7.0	V
Analog Supply Voltage		V <sub>CC</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
V <sub>CC</sub> Side Reference Voltage		V <sub>refU1</sub> , U <sub>2</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
GND Side Reference Voltage		V <sub>refL1</sub> , L <sub>2</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Digital Input Voltage		V <sub>IN</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage		V <sub>OUT</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Power Dissipation	CS Package	P <sub>D</sub>	500	mW
	GS Package		200	mW
Operating Temperature Range		T <sub>A</sub>	-20 to +85	°C
Storage Temperature Range		T <sub>STG</sub>	-55 to +125	°C

## RECOMMENDED OPERATION CONDITIONS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Digital Supply Voltage	V <sub>DD</sub>	V <sub>DD</sub> = V <sub>CC</sub>	4.5	5.0	5.5	V
Analog Supply Voltage	V <sub>CC</sub>					
Input Voltage of V <sub>CC</sub> Side Reference Voltage Range	V <sub>refU1</sub> , U <sub>2</sub>	This parameter is not same as D/A output voltage. D/A output is defined by the ability of Output Buffer Amp.	V <sub>refL</sub>		V <sub>CC</sub>	V
Input Voltage of GND Side Reference Voltage Range	V <sub>refL1</sub> , L <sub>2</sub>		GND		V <sub>refU</sub>	V
Output Capacitance Load	C <sub>O</sub>				0.1	μF

## ELECTRICAL CHARACTERISTICS

## DIGITAL BLOCK

(V<sub>CC</sub>, V<sub>DD</sub>, V<sub>refU1</sub>, 2 = +4.5 to +5.5 V, V<sub>refU1</sub>, 2 ≤ V<sub>CC</sub>, V<sub>refL1</sub>, 2 = GND = 0 V, T<sub>A</sub> = -20 to +85 °C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Digital Supply Current	I <sub>DD</sub>	CLK = 1 MHz, I <sub>AO</sub> = 0 μA			1.0	mA
Input Leak Current	I <sub>IL</sub> LEAK	V <sub>IN</sub> = 0 to V <sub>DD</sub>	-10		10	μA
Low-Level Input Voltage	V <sub>IL</sub>				0.2 V <sub>DD</sub>	V
High-Level Input Voltage	V <sub>IH</sub>		0.8 V <sub>DD</sub>			V


**ANALOG BLOCK**(V<sub>CC</sub>, V<sub>DD</sub>, V<sub>refU1, 2</sub> = +4.5 to +5.5 V, V<sub>refU1, 2</sub> ≤ V<sub>CC</sub>, V<sub>refL1, 2</sub> = GND = 0 V, T<sub>A</sub> = -20 to +85 °C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Analog Supply Current	I <sub>CC</sub>	CLK = 1 MHz, I <sub>AO</sub> = 0 μA		1.0	4.8	mA
Input Current of V <sub>CC</sub> Side Reference Voltage	I <sub>refU</sub>	V <sub>refU</sub> = 5 V, V <sub>refL</sub> = 0 V, Data: Maximum Current		1.2	3.0	mA
Output Voltage Range of Output Buffer Amp.	V <sub>AO</sub>	I <sub>AO</sub> = ±100 μA	0.1		V <sub>CC</sub> - 0.1	V
		I <sub>AO</sub> = ±500 μA	0.2		V <sub>CC</sub> - 0.2	
Output Current of Output Buffer Amp.	I <sub>AO</sub>	V <sub>AO</sub> = 4.7 V			-1.0	mA
		V <sub>AO</sub> = 0.2 V	+1.0			
Differential Nonlinearity	N <sub>DL</sub>	V <sub>refU</sub> = 4.79 V V <sub>refL</sub> = 0.95 V V <sub>CC</sub> = 5.5 V (15 mV/LSB) No Load (I <sub>AO</sub> = 0 A)			±0.8	LSB
Nonlinearity	N <sub>L</sub>				±0.8	LSB
Zero Scale Error	N <sub>Z</sub>				±1.2	LSB
Full Scale Error	N <sub>F</sub>				±1.2	LSB
Error between each Channel	N <sub>ch</sub>				±1.2	LSB
Output Impedance of Output Buffer Amp.	R <sub>O</sub>			5.0		Ω

I<sup>2</sup>C-BUS TRANSFER STANDARD

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
SCL clock frequency	$f_{SCL}$	0	100	kHz
Time the bus must be free before a new transmission can start	$t_{BUF}$	4.7	—	$\mu$ s
Hold time START condition. After this period, the first clock pulse is generated	$t_{HD;STA}$	4.0	—	$\mu$ s
LOW period of the clock	$t_{LOW}$	4.7	—	$\mu$ s
HIGH period of the clock	$t_{HIGH}$	4.0	—	$\mu$ s
Set-up time for START condition (Only relevant for a repeated START condition)	$t_{SU;STA}$	4.7	—	$\mu$ s
Hold time DATA for I <sup>2</sup> C ICs	$t_{HD;DAT}$	0 Note	—	ns
Set-up time DATA	$t_{SU;DAT}$	250	—	ns
Rise time of both SDA and SCL lines	$t_R$	—	1	$\mu$ s
Fall time of both SDA and SCL lines	$t_F$	—	300	ns
Set-up time for STOP condition	$t_{SU;STP}$	4.0	—	$\mu$ s

**Note** Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.

Timing requirements for the I<sup>2</sup>C-bus

**I<sup>2</sup>C-BUS FORMAT**

STA	SLAVE ADDRESS DATA	W	ACK	SUB ADDRESS DATA	ACK	D/A DATA	ACK	STP
-----	--------------------	---	-----	------------------	-----	----------	-----	-----

- STA: START condition
- W : This bit is a data-transfer direction bit. A 'Zero' (LOW) is set at sending a data from master to slave.
- ACK: This is an acknowledge bit. The receiver responses a 'Zero' (LOW) to the transmitter when the receiver acknowledges data reception.
- STP: STOP condition

**DIGITAL DATA FORMAT**

## • SLAVE ADDRESS DATA

First			Last				
MSB	LSB						
1	0	0	1	A2	A1	A0	
Chip Select Data							

## • SUB ADDRESS DATA

First			Last				
MSB	LSB						
x	x	x	x	S3	S2	S1	S0
Don't care			Channel Select Data				

Chip Select Data

A2	A1	A0	CS2	CS1	CS0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
⋮	⋮	⋮	⋮	⋮	⋮
1	1	1	1	1	1

This chip will be selected only when A0, A1 and A2 are equal to CS0, CS1 and CS2.

Channel Select Data

MSB	LSB		
S3	S2	S1	S0
0	0	0	0
0	0	0	1
0	0	1	0
⋮	⋮	⋮	⋮
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


**Note** Internally Test Mode

- D/A DATA

First MSB	D7	D6	D5	D4	D3	D2	D1	Last LSB
	D7	D6	D5	D4	D3	D2	D1	D0




## D/A Output Data

First MSB	D7	D6	D5	D4	D3	D2	D1	Last LSB	D/A OUTPUT
	0	0	0	0	0	0	0		$(V_{refU} - V_{refL}) / 256 \times 1 + V_{refL}$
	0	0	0	0	0	0	1		$(V_{refU} - V_{refL}) / 256 \times 2 + V_{refL}$
	0	0	0	0	0	0	1		$(V_{refU} - V_{refL}) / 256 \times 3 + V_{refL}$
	0	0	0	0	0	0	1		$(V_{refU} - V_{refL}) / 256 \times 4 + V_{refL}$
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
1	1	1	1	1	1	1	0		$(V_{refU} - V_{refL}) / 256 \times 255 + V_{refL}$
1	1	1	1	1	1	1	1		$V_{refU}$

DATA TRANSFER ON THE I<sup>2</sup>C-BUS





**I<sup>2</sup>C BUS ACCESS**

Data example; (CS2, CS1, CS0) = (A2, A1, A0) = (0, 0, 1)  
 (S3, S2, S1, S0) = (0, 1, 0, 0) Select output 4ch  
 Digital Data = (0, 1, 0, 1, 0, 1, 0, 1)


**SLAVE ADDRESS DATA BLOCK****SUB ADDRESS DATA BLOCK****D/A DATA BLOCK**

- Notes 1.** The timing of reading data in SDA is the falling edge of SCL.  
**2.** The acknowledgement signal is output from SDA in fall-timing of SCL8, and releases SDA line in the fall-timing of SCL9.

## CHARACTERISTICS CURVES (TYP.)



## APPLICATION EXAMPLE



## NOTE FOR USE

## • ABOUT INPUT VOLTAGE

This IC's  $V_{DD}$ ,  $V_{CC}$ ,  $V_{refU1}$ ,  $V_{refU2}$ ,  $V_{refL1}$ ,  $V_{refL2}$  pins must be supplied the stable voltage. When the voltage-level of these pins are added any noise signal, the analog accuracy of output voltage may be influenced by any noise signal.


Therefore, the bypass condenser is connected between these pins and GND pins for keeping the analog accuracy. And it's necessary that the bypass condenser is near IC.

## • HANDLING RELATED TO THE UNUSED PINS

The output pins have a possibility of being unused pins.

If there are unused pins, they must not be connected.

## 24PIN PLASTIC SHRINK DIP (300 mil)




## NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	25.40 MAX.	1.000 MAX.
B	3.0 MAX.	0.119 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50 $\pm$ 0.10	0.020 $^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.5 $\pm$ 0.3	0.138 $\pm$ 0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.4	0.252
M	0.25 $^{+0.10}_{-0.05}$	0.010 $^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15	0~15

## 24 PIN PLASTIC SOP (300 mil)



## NOTE

1. Controlling dimension — millimeter.
2. Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	$15.3 \pm 0.24$	$0.602 \pm 0.010$
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
E	$0.1 \pm 0.1$	$0.004 \pm 0.004$
F	1.8 MAX.	0.071 MAX.
G	$1.55 \pm 0.05$	$0.061 \pm 0.002$
H	$7.7 \pm 0.3$	$0.303 \pm 0.012$
I	$5.6 \pm 0.15$	$0.220^{+0.007}_{-0.006}$
J	$1.05 \pm 0.2$	$0.041^{+0.009}_{-0.008}$
K	$0.22^{+0.08}_{-0.07}$	$0.009^{+0.003}_{-0.004}$
L	$0.6 \pm 0.2$	$0.024^{+0.008}_{-0.009}$
M	0.12	0.005
N	0.10	0.004
P	$3^\circ_{-3^\circ} \text{ to } 7^\circ$	$3^\circ_{-3^\circ} \text{ to } 7^\circ$

P24GM-50-300B-5

## RECOMMENDED SOLDERING CONDITIONS

The following conditions (see tables below) must be met when soldering this product.

Please consult with our sales offices in case other soldering process is used, or in case other soldering is done under different conditions.

### TYPES OF SURFACE MOUNT DEVICE

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

#### [ $\mu$ PD6222GS]

Soldering method	Soldering conditions	Recommended condition symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow process: 3, Exposure limit <sup>Note</sup> : None	IR35-00-3
VPS	Peak package's surface temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow process: 2, Exposure limit <sup>Note</sup> : None	VP15-00-2
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below, Number of flow process: 1, Exposure limit <sup>Note</sup> : None	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or below, Flow time: 3 seconds or below, Exposure limit <sup>Note</sup> : None	

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than a single process at once, except for "Partial heating method".

### TYPES OF THROUGH HOLE DEVICE

#### [ $\mu$ PD6222CS]

Soldering method	Soldering conditions	Recommended condition symbol
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below	

### REFERENCE

Document Name	Document No.
NEC semiconductor device reliability/quality control system	IEI-1212
Quality grade on NEC semiconductor devices	C11531E
Semiconductor device mounting technology manual	C10535E
NEC IC Package Manual (CD-ROM)	C13388E
Guide to quality assurance for semiconductor devices	MEI-1202
Semiconductor selection guide	X10679E