TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T 6 C 2 4

ROW DRIVER LSI FOR A DOT MATRIX LCD

The TOSHIBA T6C24 is a row (common) driver LSI for a small-interface or medium-scale dot matrix LCD.

The T6C24 generates the timing signals for the display using a built-in oscillator and also controls the T6C23 column (segment) LCD driver.

The T6C24 features a low-impedance 240-output row

The T6C24 also includes internal resistors to divide the bias voltage, a power supply op-amp and a contrast control circuit.

The T6C24 can be used in conjunction with the T6C23 to construct a low-power LCD system.

	ι	Jnit: mm			
T6C24	LEAD PITCH				
16024	IN	OUT			
(UAW)	1.2	0.22			
(UBW)	1.2	0.21			
(LIEW 6ES)	12	0.21			

Please contact Toshiba or on authorized Toshiba dealer for information on package dimensions.

TCP (Tape Carrier Package)


FEATURES

- Row signal output for LCD
- Built-in oscillator (additional external resistor)
- Duty: 1/240
- Display-off function: /DSPOF = L, all LCD outputs = V_{SS}
- Low power consumption
- Logic power supply: 2.7 to 5.5V
- LCD power supply: 8.0V to 30.0V
- CMOS process
- Package: TCP (Tape Carrier Package)


970917FRF2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do , that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
 Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
 This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are
- - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into
- account.
 The products described in this document are subject to foreign exchange and foreign trade control laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN ASSIGNMENT



(*) The above diagram shows the pin configuration of the LSI chip; it does not show the configuration of the tape carrier package.

PIN FUNCTIONS


PIN NAME	PIN No.	1/0	FUNCTIONS				
COM1 to COM240	27 to 266	Output	Row driver outputs				
CL	17	Output	Shift clock pulse				
FP	19	Output	Display synchronous signal				
FR	18	Output	Frame signal				
DIR	11	Input	Data flow direction select. Usually connected to V _{DD} DIR DATA FLOW H COM1→COM240 L COM240→COM1				
WFS	10	Input	Frame signal inversion select. Usually connected to V_{DD} . WFS = H: FR phase change per 13 lines. WFS = L: FR phase change per 17 lines.				
/ DSPOF	16	Input	Display off. Usually connected to V _{DD} / DSPOF = H: Display-on mode, (COM1 to COM240) are operational. / DSPOF = L: Display-off mode, (COM1 to COM240) are at the V _{SS} level.				
/ RST	9	Input	/RST = L: Reset state. Usually connected to V_{DD}				
СРХ	12	Input	Crystal oscillation / CR oscillation Select CPX = L: CR oscillation CPX = H: Crystal oscillation or external clock input from CIN				
R _{IN}	13	Input	Connected to resistor for built-in oscillator				
C _{IN}	15		Connected to crystal				
CKOUT	14	Output	Connected to resistor or crystal for built-in oscillator				
/ TEST	8	Input	Test pin. Usually connected to V _{DD}				
V _{DD} , V _{SS}	7, 20	_	Power supply				
V _{CCL} , V _{CCR}	1, 26						
V _{LC0L} , V _{LC0R}	2, 25						
V _{LC1L} , V _{LC1R}	3, 24	23 Power supply for LCD drive					
V _{LC4L} , V _{LC4R}	4, 23						
V _{LC5L} , V _{LC5R}	5, 22						
HV _{SSL} , HV _{SSR}	6, 21						

FUNCTION OF EACH BLOCK

Oscillator

The T6C24 has an on-chip oscillator (an external resistor is required).


(1) CPX = L



R _f	f _{osc}
390k Ω	54kHz
620k Ω	34kHz
780k Ω	27kHz

(Note) The resistor values are typical values. The oscillation frequency depends on how the device has been mounted. Hence Rf must be adjusted to achieve the target oscillation frequency.

(2) CPX = H



Timing generation circuit


This circuit divides the oscillator frequency and generates the display timing signals (C_L, FP and FR).

Shift register

240-bit shift register

• Row driver circuit and LCD voltage generation circuit

The T6C24 has 240 row drivers and four different LCD drive output voltage levels. The display data from the latch circuit and the M signal determine which of the four LCD drive voltage is selected. The voltage generation circuit and row driver circuit are shown in the following diagram.



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

ITEM	SYMBOL	RATING	UNIT
Supply Voltage (1)	V _{DD} (Note 2)	-0.3 to 7.0	V
Supply Voltage (2)	(Note 1, 2)	-0.3 to 32.0	V
Input Voltage	V _{in} (Note 2, 3)	-0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	-20 to 75	°C
Storage Temperature	T _{stg}	- 55 to 125	°C

- (Note 1) $V_{CCL},\,V_{CCR},\,V_{LC0L},\,V_{LC0R},\,V_{LC1L},\,V_{LC1R},\,V_{LC4L},\,V_{LC4R},\,V_{LC5L}\,\,\text{and}\,\,V_{LC5R}$
- (Note 2) Referenced to VSS, HVSSL and HVSSR
- (Note 3) Applies to all data bus and I/O pins.
- (Note 4) Ensure that the following condition is always maintained. $V_{CCL\,/\,R} \! \geq \! V_{LC0L\,/\,R} \! \geq \! V_{LC1L\,/\,R} \! \geq \! V_{LC4L\,/\,R} \! \geq \! V_{LC5L\,/\,R} \! \geq \! HV_{SSL\,/\,R}$

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS TEST CONDITIONS (1)

(Unless otherwise noted, $V_{SS} = 0V$, $V_{DD} = 3.0V \pm 10\%$, $V_{CCL/R} = 23.0V \pm 10\%$, $T_{A} = -20$ to 75° C)

		_						
ITEM			TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME
Operating Supply (1)		_	_	2.7	_	3.3	V	V_{DD}
upply (2)	VCC	_	_	8.0	_	30.0	V	V _{CCL} , V _{CCR}
H Level	V _{IH}		1	0.7 V _{DD}	_	V _{DD}	٧	WFS, CPX, DIR, /DSPOF, /RST,
L Level	VIL	1	-	0	_	0.3 V _{DD}	V	/ TEST
H Level	VOH		I _{OH} = -400μA	V _{DD} - 0.4	_	ı	٧	C. ED ED
L Level	VOL	_	I _{OL} = 400μA	VSS	_	V _{SS} + 0.4	V	C _L , FP, FR
Row Driver Output Resistance			(Note 5) Load voltage = output level of 0.5V		_	1.5	kΩ	COM1 to COM240
Input Leakage			V _{IN} = V _{DD} to GND	- 1	_	1	μΑ	WFS, CPX, DIR, /DSPOF, /RST, /TEST
Current Consumption (1)			(Note 1)		- 35	- 50	μΑ	V _{DD}
Current Consumption (2)			(Note 2)		10	20	μΑ	V _{CCL} , V _{CCR} V _{LC0L} , V _{LC0R}
Current Consumption (3)			(Note 3)	-	25	40	μΑ	V _{SS} , V _{SSL} , V _{SSR} V _{LC5L} , V _{LC5R}
Current Consumption (4)		-	(Note 4)	– 1	_	1	μΑ	V _{SS} , V _{SSL} , V _{SSR} V _{LC5L} , V _{LC5R}
Operating Freq.		_	<u> </u>	20	_	100	kHz	R _{IN} , C _{IN}
External Clock Frequency			_	20	_	100	kHz	C _{IN}
External Clock Duty		_		40	50	60	%	C _{IN}
External Clock Rise / Fall Time		_	_	_	_	50	ns	C _{IN}
	L Level L Level L Level L Level Cutput Ge Gumption	apply (1) VDD apply (2) VCC H Level VIH L Level VOH L Level VOL Dutput Rrow Je IIL Sumption ISS Sumption ICC Sumption IDOF Sumption ISTB Jeq. Joseph Jose	Inpply (1) VDD — Inpply (2) VCC — H Level VIH — L Level VOH — L Level VOL — Dutput Rrow — Je IIL — Sumption ISS — Sumption ICC — Sumption ISTB — Sumpt	SYMBOL CIR- CUIT	SYMBOL CIR-CUIT TEST CONDITIONS MIN Imply (1) VDD — 2.7 Imply (2) VCC — — 8.0 H Level VIH — — 0.7 L Level VIL — — 0 H Level VOH — IOH = -400μA VSS Output Rrow — IOL = 400μA VSS Output Rrow — (Note 5) Load voltage = output level of 0.5V Output ISS — (Note 1) — Sumption ISS — (Note 2) — Sumption IDOF — (Note 3) — Sumption ISTB — (Note 4) — 1 eq. fosc — 20 ck Duty fouty — 40 ck Duty fouty — 40 ck Rice / — 40 ck Rice / — — 40 ck Pairs — Conditions — condition Conditions — ck Rice / — — — ck Pairs — — — — ck Pairs — — — — — ck Pairs — — — — — — ck Pairs — — — — — — — ck Pairs — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — —	SYMBOL CIR-CUIT TEST CONDITIONS MIN TYP. Imply (1) VDD — — 2.7 — Imply (2) VCC — — 8.0 — Imply (2) VCC — — 8.0 — Imply (2) VCC — — 0.7 — Imply (2) VCC — 0.7 — Imply (3) VCC — 0.7 — Imply (4) VOC — IO.	SYMBOL CIR-CUIT TEST CONDITIONS MIN TYP. MAX MIN MI	SYMBOL CIR-CUIT TEST CONDITIONS MIN TYP. MAX UNIT Imply (1) VDD — — 2.7 — 3.3 V Imply (2) VCC — — 8.0 — 30.0 V

- (Note 1) Logic current: V_{DD} = 3.0V \pm 10%, Ta = 25°C, R_f = 620k Ω (33.6kHz), no load
- (Note 2) LCD driver current: $V_{DD} = 3.0V \pm 10\%$, $V_{CCL/R} = 23.0V$, $Ta = 25^{\circ}C$, 1/13 bias, $R_f = 620k\Omega$, no load
- (Note 3) Display-off current : $V_{DD} = 3.0V \pm 10\%$, $V_{CCL/R} = 23.0V$, $T_a = 25^{\circ}C$, 1/13 bias, $R_f = 620k\Omega$, /DSPOF = L, no load
- (Note 4) Standby current : $V_{DD} = 3.0V \pm 10\%$, $V_{CCL/R} = 23.0V$, $T_a = 25^{\circ}C$, 1/13 bias, $R_f = 620k\Omega$, / RST = L, no load
- (Note 5) $V_{CCL/R} = V_{LC0L/R} = 23.0V$, $V_{LC1L/R} = V_{CC} \times 12/13$, $V_{LC4L/R} = V_{CC} \times 1/13$, $HV_{SSL/R} = V_{LC5L/R} = 0V$

TEST CONDITIONS (2)

(Unless otherwise noted, $V_{SS} = 0V$, $V_{DD} = 5.0V \pm 10\%$, $V_{CCL/R} = 23.0V \pm 10\%$, $T_{a} = -20$ to 75° C)

ITEM		SYMBOL	TEST CIR- CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	PIN NAME
Operating Supply (1)		V_{DD}			4.5	_	5.5	V	V_{DD}
Operating Su	upply (2)	VCC	l	l	8.0		30.0	V	V _{CCL} , V _{CCR}
Input	H Level	V _{IH}			0.7 V _{DD}	_	V_{DD}	٧	WFS, CPX, DIR, /DSPOF, /RST,
Voltage	L Level	V _{IH}	1	1	0	_	0.3 V _{DD}	V	/TEST
Output	H Level	V _{OH}	1	I _{OH} = -400μA	V _{DD} - 0.4	_	ı	٧	C _I , FP, FR
Voltage	L Level	V _{OL}		I _{OL} = 400μA	VSS	_	V _{SS} + 0.4	V	CL, FP, FK
Row Driver Output Resistance		Rrow		(Note 5) Load voltage = output level of 0.5V	_	_	1.5	kΩ	COM1 to COM240
Input Leakage		Ę		V _{IN} = V _{DD} to GND	– 1	_	1	μΑ	WFS, CPX, DIR, /DSPOF, /RST, /TEST
Current Consumption (1)		ISS		(Note 1)	_	- 60	- 90	μΑ	v _{DD}
Current Consumption (2)		lcc		(Note 2)	_	10	20	μΑ	V _{CCL} , V _{CCR} V _{LC0L} , V _{LC0R}
Current Consumption (3)		IDOF	_	(Note 3)		50	80	μΑ	V _{SS} , V _{SSL} , V _{SSR} V _{LC5L} , V _{LC5R}
Current Consumption (4)		I _{STB}		(Note 4)	– 1	_	1	μΑ	V _{SS} , V _{SSL} , V _{SSR} V _{LC5L} , V _{LC5R}
Operating Freq.		fosc	_	1	20	_	100	kHz	R _{IN} , C _{IN}
External Clock Frequency		f _{ex}	_	_	20	_	100	kHz	c _{IN}
External Clock Duty		f _{duty}	_	_	40	50	60	%	C _{IN}
External Clock Rise / Fall Time		t _r /t _f		_	_	_	50	ns	C _{IN}

- (Note 1) Logic current: $V_{DD} = 5.0V \pm 10\%$, $T_a = 25$ °C, $R_f = 620k\Omega$ (33.6kHz), no load
- (Note 2) LCD driver current : V_{DD} = 5.0V \pm 10%, $V_{CCL/R}$ = 23.0V, Ta = 25°C, 1/13 bias, R_f = 620k Ω , no load
- (Note 3) Display-off current : $V_{DD} = 5.0V \pm 10\%$, $V_{CCL/R} = 23.0V$, $T_a = 25^{\circ}C$, 1/13 bias, $R_f = 620k\Omega$, /DSPOF = L, no load
- (Note 4) Standby current : V_{DD} = 5.0V \pm 10%, $V_{CCL/R}$ = 23.0V, Ta = 25°C, 1/13 bias, R_f = 620k Ω , /RST = L, no load
- (Note 5) $V_{CCL/R} = V_{LC0L/R} = 23.0V$, $V_{LC1L/R} = V_{CC} \times 12/13$, $V_{LC4L/R} = V_{CC} \times 1/13$, $HV_{SSL/R} = V_{LC5L/R} = 0V$