

# 14-Bit Parallel, Low Glitch Multiplying DAC with 4-Quadrant Resistors

November 1998

#### **FEATURES**

- DNL and INL: 1LSB Max
- On-Chip 4-Quadrant Resistors Allow Precise OV to 10V. 0V to -10V or ±10V Outputs
- Asynchronous Clear Pin

LTC1591: Reset to Zero Scale LTC1591-1: Reset to Midscale

- Glitch Impulse < 2nV-s
- 28-Lead SSOP Package
- Low Power Consumption: 10μW Typ
- Power-On Reset

#### **APPLICATIONS**

- Process Control and Industrial Automation
- Direct Digital Waveform Generation
- Software-Controlled Gain Adjustment
- Automatic Test Equipment

#### DESCRIPTION

The LTC®1591 is a parallel input 14-Bit multiplying current output DAC that operates from a single 5V supply. INL and DNL are accurate to 1LSB over the industrial temperature range in both 2- and 4-quadrant multiplying modes. 14-bit 4-quadrant multiplication is achieved with onchip 4-quadrant multiplication resistors.


The LTC1591 is available in 28-pin SSOP package and is specified over the commercial and industrial temperature ranges. The device includes an internal deglitcher circuit that reduces the glitch impulse to less than 2nV-s (typ). The asynchronous CLR pin resets the LTC1591 to zero scale and the LTC1591-1 to midscale.

The LTC1591 is pin compatible with the LTC1597, 16-bit parallel current output DAC.


**∠7**, LTC and LT are registered trademarks of Linear Technology Corporation.

#### TYPICAL APPLICATION

14-Bit, 4-Quadrant Multiplying DAC with a Minimum of External Components



### LTC1591/LTC1591-1 Integral Nonlinearity



#### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

V <sub>CC</sub> to AGND 0.5V to 7V
V <sub>CC</sub> to DGND0.5V to 7V
AGND to DGND V <sub>CC</sub> + 0.5\
DGND to AGND
REF, R <sub>OFS</sub> , R <sub>FB</sub> , R1, R <sub>COM</sub> to AGND, DGND ±25\
Digital Inputs to DGND $-0.5V$ to $(V_{CC} + 0.5V)$
$I_{OUT1}$ to AGND0.5V to( $V_{CC}$ + 0.5V
Maximum Junction Temperature 125°C
Operating Temperature Range
Commercial 0°C to 70°C
Industrial –40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

#### PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PART NUMBER	
RCOM   2   R1   3   ROFS   4   RFB   5	C SSOP E DIP = 95°C/W (G)	LTC1591CG LTC1591CN LTC1591IG LTC1591IN LTC1591-1CG LTC1591-1CN LTC1591-1IG LTC1591-1IN

Consult factory for Military grade parts.

#### **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 5V  $\pm 10\%$ ,  $V_{REF}$  = 10V,  $I_{OUT1}$  = AGND = DGND = 0V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

				LT			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Accuracy			•				
	Resolution		•	14			Bits
	Monotonicity		•	14			Bits
INL	Integral Nonlinearity	(Note 2) T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	•			±1 ±1	LSB LSB
DNL	Differential Nonlinearity	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	•			±1 ±1	LSB LSB
GE	Gain Error	Unipolar Mode (Note 3) T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	•			±4 ±6	LSB LSB LSB
		Bipolar Mode (Note 3) T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	•			±4 ±6	LSB LSB
	Gain Temperature Coefficient	(Note 4) ∆Gain/∆Temperature	•		1	2	ppm/°C
	Bipolar Zero Error	T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	•			±3 ±5	LSB LSB
I <sub>LKG</sub>	OUT1 Leakage Current	(Note 5) T <sub>A</sub> = 25°C T <sub>MIN</sub> to T <sub>MAX</sub>	•			±5 ±15	nA nA
PSRR	Power Supply Rejection	V <sub>CC</sub> = 5V ±10%	•		±0.1	±1	LSB/V

#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC} = 5V$ ,  $V_{REF} = 10V$ ,  $I_{OUT1} = AGND = DGND = 0V$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		AMETER CONDITIONS		MIN	TYP	MAX	UNITS
Reference	Input								
R <sub>REF</sub>	DAC Input Resistance (Unipolar)	(Note 6)	•	4.5	6	10	kΩ		
R1/R2	R1/R2 Resistance (Bipolar)	(Notes 6, 13)	•	9	12	20	kΩ		
R <sub>OFS</sub> , R <sub>FB</sub>	Feedback and Offset Resistances	(Note 6)	•	9	12	20	kΩ		
AC Perforn	nance (Note 4)								
	Output Current Settling Time	(Notes 7, 8)			1		μS		
	Midscale Glitch Impulse	(Note 12)			2		nV-s		
	Digital-to-Analog Glitch Impulse	(Note 9)			1		nV-s		
	Multiplying Feedthrough Error	V <sub>REF</sub> = ±10V, 10kHz Sine Wave			1		mV <sub>P-P</sub>		
THD	Total Harmonic Distortion	(Note 10)			108		dB		
	Output Noise Voltage Density	(Note 11)			10		nV/√Hz		
Analog Out	tputs (Note 4)								
C <sub>OUT</sub>	Output Capacitance (Note 4)	DAC Register Loaded to All 1s: C <sub>OUT1</sub> DAC Register Loaded to All 0s: C <sub>OUT1</sub>	•		115 70	130 80	pF pF		
Digital Inp	uts								
V <sub>IH</sub>	Digital Input High Voltage		•	2.4			V		
$\overline{V_{IL}}$	Digital Input Low Voltage		•			0.8	V		
I <sub>IN</sub>	Digital Input Current		•		0.001	±1	μA		
C <sub>IN</sub>	Digital Input Capacitance	(Note 4) V <sub>IN</sub> = 0V	•			8	pF		
Timing Cha	aracteristics								
t <sub>DS</sub>	Data to WR Setup Time		•	60	20		ns		
t <sub>DH</sub>	Data to WR Hold Time		•	0	-12		ns		
$t_{WR}$	WR Pulse Width		•	60	25		ns		
$t_{LD}$	LD Pulse Width		•	110	55		ns		
t <sub>CLR</sub>	Clear Pulse Width		•	60	40		ns		
$t_{LWD}$	WR to LD Delay Time		•	0			ns		
Power Sup	ply	·							
$\overline{V_{DD}}$	Supply Voltage		•	4.5	5	5.5	V		
$I_{DD}$	Supply Current	Digital Inputs = 0V or V <sub>CC</sub>	•			10	μA		

The  $\bullet$  denotes specifications that apply over the full operating temperature range.

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:**  $\pm 1$ LSB =  $\pm 0.006\%$  of full scale =  $\pm 61$ ppm of full scale.

Note 3: Using internal feedback resistor.

Note 4: Guaranteed by design, not subject to test.

**Note 5:**  $I_{(OUT1)}$  with DAC register loaded to all 0s.

Note 6: Typical temperature coefficient is 100ppm/°C.

Note 7:  $I_{OUT1}$  load =  $100\Omega$  in parallel with 13pF.

**Note 8:** To 0.006% for a full-scale change, measured from the rising edge of LD.

Note 8:  $V_{\text{REF}}$  = 0V. DAC register contents changed from all 0s to all 1s or all 1s to all 0s.

**Note 10:**  $V_{REF} = 6V_{RMS}$  at 1kHz. DAC register loaded with all 1s.

**Note 11:** Calculation from  $e_n = \sqrt{4kTRB}$  where: k = Boltzmann constant  $(J)^{\circ}K)$ ,  $R = resistance(\Omega)$ ,  $T = temperature(^{\circ}K)$ , B = bandwidth(Hz).

Note 13: R1 and R2 are measured between R1 and R<sub>COM</sub>, REF and R<sub>COM</sub>.



#### PIN FUNCTIONS

**REF (Pin 1):** Reference Input and 4-Quadrant Resistor R2. Typically  $\pm 10V$ , accepts up to  $\pm 25V$ . In 2-quadrant mode, this pin is the reference input. In 4-quadrant mode, this pin is driven by an external inverting reference amplifier.

**R<sub>COM</sub>** (**Pin 2**): Center Tap Point of the Two 4-Quadrant Resistors R1 and R2. Normally tied to the inverting input of an external amplifier in 4-quadrant operation, otherwise shorted to the REF pin. See Figures 1 and 3.

**R1 (Pin 3):** 4-Quadrant Resistor R1. In 2-quadrant operation short to the REF pin. In 4-quadrant mode tie to the reference input.

 $R_{OFS}$  (Pin 4): Bipolar Offset Resistor. Typically swings  $\pm 10 \text{V}$ , accepts up to  $\pm 25 \text{V}$ . In 2-quadrant operation tie to  $R_{FB}$ . In 4-quadrant operation tie to R1.

**R<sub>FB</sub> (Pin 5):** Feedback Resistor. Normally tied to the output of the current to voltage converter op amp. Swings to  $\pm V_{REF}$ . Typically  $V_{REF}$  is  $\pm 10V$ .

**I<sub>OUT1</sub> (Pin 6):** DAC Current Output. Tie to the inverting input of the current to voltage converter op amp.

**AGND (Pin 7):** Analog Ground. Tie to ground.

**LD (Pin 8):** DAC Digital Input Load Control Input. When LD is taken to a logic high, data is loaded from the input register into the DAC register, updating the DAC output.

WR (Pin 9):DAC Digital Write Control Input. When WR is taken to a logic low, data is loaded from the digital input pins into the 14-bit wide input register.

D13 to D2 (Pins 10 to 21): Digital Input Data Bits.

DGND (Pin 22): Digital Ground. Tie to ground.


**V<sub>CC</sub> (Pin 23):** The Positive Supply Input.  $4.5V \le V_{CC} \le 5.5V$ . Requires a bypass capacitor to ground.

D1, D0 (Pins 24, 25): Digital Input Data Bits.

NC (Pins 26, 27): Do not connect pins.

**CLR (Pin 28):**Digital Clear Control Function for the DAC. When CLR is taken to a logic low, it sets the DAC output and all internal registers to zero code for the LTC1591 and midscale code for the LTC1591-1.

#### **BLOCK DIAGRAM**




#### TRUTH TABLE

Table 1

CONTROL INPUTS		PUTS	
CLR	WR	LD	REGISTER OPERATION
0	Χ	Χ	Reset Input and DAC Register to All 0s for LTC1591 and midscale for LTC1591-1 (Asynchronous Operation)
1	0	0	Load Input Register with All 14 Data Bits
1	1	1	Load DAC Register with the Contents of the Input Register
1	0	1	Input and DAC Register Are Transparent
1	₹_₹	₹.	CLK = LD and WR Tied Together. The 14 Data Bits Are Loaded into the Input Register on the Falling Edge of the CLK and Then Loaded into the DAC Register on the Rising Edge of the CLK
1	1	0	No Register Operation

#### TIMING DIAGRAM



#### APPLICATIONS INFORMATION

#### **Description**

The LTC1591 is a 14-bit multiplying, current output DAC with a full parallel 14-bit digital interface. The device operates from a single 5V supply and provides both unipolar 0V to  $-10\mathrm{V}$  or 0V to 10V and bipolar  $\pm 10\mathrm{V}$  output ranges from a 10V or  $-10\mathrm{V}$  reference input. It has three additional precision resistors on chip for bipolar operation. Refer to the block diagram regarding the following description.

The 14-bit DAC consists of a precision R-2R ladder for the 11LSBs. The 3MSBs are decoded into seven segments of resistor value R. Each of these segments and the R-2R ladder carries an equally weighted current of one eighth of full scale. The feedback resistor  $R_{FB}$  and 4-quadrant resistor  $R_{OFS}$  have a value of R/4. 4-quadrant resistors R1 and R2 have a magnitude of R/4. R1 and R2 together with

an external op amp (see Figure 3) inverts the reference input voltage and applies it to the 14-bit DAC input REF, in 4-quadrant operation. The REF pin presents a constant input impedance of R/8 in unipolar mode and R/12 in bipolar mode. The output impedance of the current output pin  $I_{OUT1}$  varies with DAC input code. The  $I_{OUT1}$  capacitance due to the NMOS current steering switches also varies with input code from 70pF to 115pF. An added feature of the LTC1591, especially for waveform generation, is a proprietary deglitcher that reduces glitch energy to below 2nV-s over the DAC output voltage range.

#### **Digital Section**

The LTC1591 has a 14-bit wide, full parallel data input bus. The device is double-buffered with two 14-bit registers. The double-buffered feature permits the update of several DACs simultaneously. The input register is loaded directly



#### APPLICATIONS INFORMATION

from a 14-bit microprocessor bus when the  $\overline{WR}$  pin is brought to a logic low level. The second register (DAC register) is updated with the data from the input register when the LD pin is brought to a logic high level. Updating the DAC register updates the DAC output with the new data. To make both registers transparent for flowthrough mode, tie WR low and LD high. However, this defeats the deglitcher operation and output glitch impulse may increase. The deglitcher is activated on the rising edge of the LD pin. The versatility of the interface also allows the use of the input and DAC registers in a master slave or edge-triggered configuration. This mode of operation occurs when WR and LD are tied together. The asynchronous clear pin resets the LTC1591 to zero scale and the LTC1591-1 to midscale. CLR resets both the input and DAC registers. The device also has a power-on reset. Table 1 shows the truth table for the device.

## Unipolar Mode (2-Quadrant Multiplying, $V_{OUT} = 0V \text{ to } - V_{REF}$ )

The LTC1591 can be used with a single op amp to provide 2-quadrant multiplying operation as shown in Figure 1. With a fixed -10V reference, the circuit shown gives a precision unipolar 0V to 10V output swing.

## Bipolar Mode (4-Quadrant Multiplying, $V_{OUT} = -V_{REF}$ to $V_{REF}$ )

The LTC1591 contains on chip all the 4-quadrant resistors necessary for bipolar operation. 4-quadrant multiplying operation can be achieved with a minimum of external

components, a capacitor and a dual op amp, as shown in Figure 3. With a fixed 10V reference, the circuit shown gives a precision bipolar – 10V to 10V output swing.

#### **Op Amp Selection**

Because of the high accuracy of the 14-bit LTC1591, thought should be given to op amp selection in order to achieve the exceptional performance of which the part is capable. Fortunately, the sensitivity of INL and DNL to op amp offset has been greatly reduced compared to previous generations of multiplying DACs.

Op amp offset will contribute mostly to output offset and gain and will have minimal effect on INL and DNL. For the LTC1591, a 1mV op amp offset will cause about 0.28LSB INL degradation and 0.08LSB DNL degradation with a 10V full-scale range. The main effects of op amp offset will be a degradation of zero-scale error equal to the op amp offset, and a degradation of full-scale error equal to twice the op amp offset. For the LTC1591, the same 1mV op amp offset will cause a 1.65LSB zero-scale error and a 3.25LSB full-scale error with a 10V full-scale range.

Op amp input bias current ( $I_{BIAS}$ ) contributes only a zero-scale error equal to  $I_{BIAS}(R_{FB}/R_{OFS}) = I_{BIAS}(6k)$ .

#### Grounding

As with any high resolution converter, clean grounding is important. A low impedance analog ground plane and star grounding should be used. AGND must be tied to the star ground with as low a resistance as possible.




Figure 1. Unipolar Operation (2-Quadrant Multiplication)  $V_{OUT} = 0V$  to  $-V_{REF}$ 

#### APPLICATIONS INFORMATION





Figure 2. Noninverting Unipolar Operation (2-Quadrant Multiplication)  $V_{OUT} = 0V$  to  $V_{REF}$ 

#### PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

#### N Package 28-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)




\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)




#### PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.



#### TYPICAL APPLICATION



#### RELATED PARTS

PART NUMBER		DESCRIPTION	COMMENTS		
Op Amps	LT1001	Precision Operational Amplifier	Low Offset, Low Drift		
	LT1112	Dual Low Power, Precision Picoamp Input Op Amp	Low Offset, Low Drift		
	LT1468	90MHz, 22V/μs, 16-Bit Accurate Op Amp	Precise, 1µs Settling to 0.0015%		
DACs	LTC1595/LTC1596	Serial 16-Bit Current Output DACs	Low Glitch, ±1LSB Maximum INL, DNL		
	LTC1597/LTC1597-1	Parallel 16-Bit Current Output DACs	On-Chip 4-Quadrant Resistors		
	LTC1650	Serial 16-Bit Voltage Output DAC	Low Noise and Glitch Rail-to-Rail V <sub>OUT</sub>		
	LTC1658	Serial 14-Bit Voltage Output DAC	Low Power, 8-Lead MSOP Rail-to-Rail V <sub>OUT</sub>		
ADCs	LTC1418	14-Bit, 200ksps, 5V Sampling ADC	15mW Dissipation, Serial and Parallel Outputs		
	LTC1604	16-Bit, 333ksps Sampling ADC	±2.5V Input, SINAD = 90dB, THD = 100dB		
	LTC1605	Single 5V, 16-Bit 100ksps ADC	Low Power, ±10V Inputs		