## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional signal flow
- Flow-through pinout
- Zero propagation delay, zero ground bounce
- 16 banks of 2:1 Mux/Demux
- Port select synchronous to the clock
- Clock enable and Asynchronous enable
- "Bus-hold" terminators on the Demux side
- Undershoot clamp diodes on all switch and control pins
- Asynchronous SEL option
- Break-before-make feature
- Available in 80-pin MillipaQ (Q3)
- Bus-hold eliminates floating bus lines and reduces static power consumption


## APPLICATIONS:

- Memory Interleaving


## DESCRIPTION:

The QS34XST257 is a high-speed CMOS quad 32:16 multiplexer/ demultiplexer with active terminators (bus-hold circuits) on the demux side. It is organized as four independent quad 2:1 mux/demux blocks. Port selection and connection, controlled by SEL signals, can be either asynchronous or synchronous. In the synchronous mode, the A or B port to Y port connection is updated on the rising edge of the input clock CLK. Once the port-to-port connection is made, data flow can be bi-directional with a typical 250ps propagation delay through the switch. Clock Enable, overriding Asynchronous Enable, and Asynchronous Select controls provide additional design flexibility.

The bus-hold circuits latch the last data driven on the demux side, providing infinite hold time and glitch-free signal transitions. Synchronous controls and bus-hold ease timing constraints in many high speed data mux/ demux applications, such as bank interleaving. The QS34XST257 is available in the space-saving, 80-pin dual-in-line MillipaQ package.

The QS34XST257 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


NOTE: One of four blocks shown.

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| Vterm $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| Vterm $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| $\mathrm{~V}_{\text {AC }}$ | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| Iout | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation $\left(\mathrm{TA}=85^{\circ} \mathrm{C}\right)$ | 1.16 | W |
| TstG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc .

## CAPACITANCE

$\left(\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}, \mathrm{~V}\right.$,

| Pins |  | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Control Inputs |  | 4 | 5 | pF |
| Quickswitch Channels | Demux | 5 | 7 | pF |
| (Switch OFF) | Mux | 7 | 9 | pF |

NOTE:

1. This parameter is guaranteed at characterization but not tested.

## PIN DESCRIPTION

| Pin Names | $1 / 0$ | Description |
| :---: | :---: | :--- |
| Ano - An3 | $1 / 0$ | Demux Port A |
| Bno - Bn3 | $1 / 0$ | Demux Port B |
| Yno - Yn3 | $1 / 0$ | Mux Port Y |
| SELn | I | Select Input |
| CLKn | I | Clock |
| $\overline{\mathrm{CLKENn}}$ | I | Clock Enable |
| $\overline{\mathrm{OEn}}$ | I | Output Enable |
| $\overline{\text { SYNCn }}$ | I | Synchronous Selection Enable |

## FUNCTION TABLE(1)

| Control Inputs |  |  |  |  | Port Status |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SYNC }}$ | $\overline{\text { Onn }}$ | CLKn | CLKENn | SELn | Yno | Yn1 | Yn2 | Yn3 |  |
| L | L | $\uparrow$ | L | L | Ano | An1 | An2 | An3 | Select Port A |
| L | L | $\uparrow$ | L | H | Bno | Bn1 | Bn2 | Bn3 | Select Port B |
| L | H | $\uparrow$ | L | X | No change in Mux connection |  |  |  | Hold Previous Data ${ }^{(2)}$ (Switch OFF) |
| L | L | $\uparrow$ | H | X | No change in Mux connection |  |  |  | Hold Previous Mux connection ${ }^{(3)}$ (Switch ON) |
| L | H | $\uparrow$ | H | X | No change in Mux connection |  |  |  | Hold Previous Data ${ }^{(4)}$ (Switch OFF) |
| H | L | X | X | L | Ano | An1 | An2 | An3 | Select Port A |
| H | L | X | X | H | Bno | $\mathrm{B} n_{1}$ | Bn 2 | Bn3 | Select Port B |
| H | H | X | X | X | No change in Mux connection |  |  |  | Hold Previous Data (Switch OFF) |

NOTES:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care
$\uparrow=$ Low-to-High Transition
2. Mux switches are turned off and the terminators (last value latches) hold the previous data state. The port connection can be changed by the SEL input.
3. The contents of the "Mux select register" are unchanged and the previous Mux connection is unchanged. The output (Mux port) data state will depend on the present data state of the input (Demux port).
4. The contents of the "Mux select register" are unchanged and the last value latches hold the previous data state.

## CONTROL LOGIC (1)



NOTE:

1. One of four blocks.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins |  | 2 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Pins |  | - | - | 0.8 | V |
| IIN | Input Leakage Current (Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ |  | - | 0.01 | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch On Resistance ${ }^{(2)}$ | $\mathrm{Vcc}=\mathrm{Min}$., $\mathrm{VIN}=0 \mathrm{~V}$, ION $=30 \mathrm{~mA}$ |  | - | 7 | 9 | $\Omega$ |
|  |  | $\mathrm{Vcc}=$ Min., $\mathrm{VIN}=2.4 \mathrm{~V}$, $\mathrm{ION}=15 \mathrm{~mA}$ |  | - | 10 | 13 |  |
| IBHL | Input Hold Current ${ }^{(3,4)}$ <br> (A or B port) | $\mathrm{Vcc}=\mathrm{Min} .$ <br> Switch OFF | $\mathrm{VIN}=0.8 \mathrm{~V}$ | 60 | - | - | $\mu \mathrm{A}$ |
| IBHH |  |  | $\mathrm{VIN}=2 \mathrm{~V}$ | -60 | - | - |  |
| IBH | Input Current ${ }^{(6)}$ | $\mathrm{Vcc}=$ Max. | VIN $=0 \mathrm{~V}$ or Vcc | - | - | $\pm 20$ | $\mu \mathrm{A}$ |
|  | $A$ and $B$ port |  | $0.8<\mathrm{VIN}<2 \mathrm{~V}$ | - | - | $\pm 500{ }^{(5)}$ |  |

## NOTES:

1. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
2. Measured by voltage drop between $A / B$ and $Y$ pin at indicated current through the switch.
3. IBHL is the minimum sustaining "sink" current at the input for $\mathrm{VIN}=0.8 \mathrm{~V}$. This parameter signifies the latching capability of the bus-hold circuit in logic LOW state.
4. IBHH is the minimum sustaining "source" current at the input for $\mathrm{VIN}=2 \mathrm{~V}$. This parameter signifies the latching capability of the bus-hold circuit in logic HIGH state.
5. An external driver must provide at least IBH during transition to guarantee that the bus-hold input will change states.
6. IBH is the magnitude of the input current specified under two conditions:
a) Input voltage at GND or Vcc. This indicates the input current under steady-state condition.
b) Input voltage between 0.8 V and 2 V (TTL input threshold range). This indicates the maximum input current during transient condition. The driver connected to the input must overcome this current requirement in order to switch the logic state of the bus-hold circuit.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICcQ | Quiescent Power Supply Current | VcC $=$ Max., VCTRL $=$ GND or Vcc, $f=0$ | 12 | mA |
| $\Delta I C C$ | Power Supply Current per Control Input HIGH ${ }^{(2)}$ | Vcc $=$ Max., VIN $=3.4 \mathrm{~V}, \mathrm{f}=0$ | 1.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(3)}$ | Vcc $=$ Max., A/B and Y pins open <br> Control Input Toggling at $50 \%$ Duty Cycle | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TLL driven control inputs. $A / B$ and $Y$ pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The $A / B$ and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH tPHL | Data Propagation Delay ${ }^{(1,2)}$ $A / B$ to $Y, Y$ to $A / B$ | - | 0.25 | - | ns |
| tSEC | Clock Enable to Clock Setup Time | 3 | - | - | ns |
| tHEC | Clock Enable to Clock Hold Time | 0 | - | - | ns |
| tcso | Clock to A, B Switch Turn-On Delay ${ }^{(3)}$ | 0.5 | - | 7 | ns |
| tASO | Asynchronous Select to A, B Switch Turn-On Delay ${ }^{(3)}$ | 0.5 | - | 7 | ns |
| tw | Clock Pulse Width HIGH | 3 | - | - | ns |
| tscs | Clock to SEL Setup Time | 3 | - | - | ns |
| thCs | Clock to SEL Hold Time | 0 | - | - | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \\ & \hline \end{aligned}$ | Asynchronous Enable to Switch Turn-On Delay ${ }^{(3)}$ | 1.5 | - | 5.2 | ns |
| $\begin{aligned} & \text { tPLZ } \\ & \text { tPHZ } \\ & \hline \end{aligned}$ | Asynchronous Enable to Switch Turn-Off Delay ${ }^{(1,3)}$ | 1.5 | - | 4.8 | ns |

## NOTES:

1. This parameter is guaranteed but not tested.
2. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constraint for the switch alone is of the order of 0.25 ns for $\mathrm{CL}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
3. Minimums guaranteed but not tested.

## TIMING WAVEFORMS - SYNCHRONOUS MODE, DEMUX FUNCTION



## TIMING WAVEFORMS - SYNCHRONOUS MODE, MUX FUNCTION



TIMING WAVEFORMS - ASYNCHRONOUS MODE, MUX FUNCTION



## ACTIVE TERMINATOR OR "BUS-HOLD" CIRCUIT

The Active Terminator circuit, also known as the bus-hold circuit, is configured as a "weak latch" with positive feedback. When connected to a TTL or CMOS input port, the bus-hold circuit holds the last logic state at the input when the input is "disconnected" from the driver. When the output of a device connected to such an input attempts a logic level transition, it will overdrive the bus-hold circuit. The primary benefit of a bus-hold circuit is that it prevents CMOS inputs from floating, a situation which should be avoided to prevent spurious switching of inputs and unnecessary power dissipation. Bus-hold is a better solution than the traditional approach of using resistive termination to Vcc or GND to prevent bus floating, because the bus-hold circuit does not consume any static power.

## V-I CHARACTERISTICS OF BUS-HOLD CIRCUIT



This figure shows the input V-I characteristics of a typical bus-hold implementation. The input characteristics resemble a resistor. As the input voltage is increased from 0 volts, the input "sink" current increases linearly. When the TTL threshold of the circuit is reached (typically 1.5 volts), the latch changes the logic state due to positive feedback and the direction of the current is reversed. As the input voltage is further increased towards Vcc, the input "source" current begins to decrease, reaching the lowest level at VIN = Vcc.

## ORDERING INFORMATION



CORPORATE HEADQUARTERS
for SALES:
2975 Stender Way
Santa Clara, CA 95054

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

