## TISP4xxxM3LM Overvoltage Protector Series

## TISP4xxxM3LM Overview

This $\operatorname{TISP}{ }^{\circledR}$ device series protects central office, access and customer premise equipment against overvoltages on the telecom line. The TISP4xxxM3LM is available in a wide range of voltages and has a medium current capability. These protectors have been specified mindful of the following standards and recommendations: GR-1089-CORE, FCC Part 68, UL1950, EN 60950, IEC 60950, ITU-T K.20, K. 21 and K.45. The TISP4350M3LM meets the FCC Part 68 " $B$ " ringer voltage requirement and survives the Type B impulse tests. These devices are housed in a through-hole DO-92 package (TO-92 package with cropped center leg).

## Summary Electrical Characteristics

| Part \# | $\mathbf{V}_{\mathbf{D R M}}$ <br> $\mathbf{V}$ | $\mathbf{V}_{\mathbf{( B O})}$ <br> $\mathbf{V}$ | $\mathbf{V}_{\mathbf{T}} @ \mathbf{I}_{\mathbf{T}}$ <br> $\mathbf{V}$ | $\mathbf{I}_{\mathbf{D R M}}$ <br> $\mu \mathbf{A}$ | $\mathbf{I}_{\mathbf{( B O})}$ <br> $\mathbf{m A}$ | $\mathbf{I}_{\mathbf{T}}$ <br> $\mathbf{A}$ | $\mathbf{I}_{\mathbf{H}}$ <br> $\mathbf{m A}$ | $\mathbf{C}_{\mathbf{o}} @ \mathbf{- 2} \mathbf{V}$ <br> $\mathbf{p F}$ | Functionally <br> Replaces |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TISP4070M3 | 58 | 70 | 3 | 5 | 600 | 5 | 150 | 120 | P0640EA |
| TISP4080M3 | 65 | 80 | 3 | 5 | 600 | 5 | 150 | 120 | P0720EA |
| TISP4095M3 | 75 | 95 | 3 | 5 | 600 | 5 | 150 | 120 | P0900EA |
| TISP4115M3 | 90 | 115 | 3 | 5 | 600 | 5 | 150 | 120 | P1100EA |
| TISP4125M3 | 100 | 125 | 3 | 5 | 600 | 5 | 150 | 65 |  |
| TISP4145M3 | 120 | 145 | 3 | 5 | 600 | 5 | 150 | 65 | P1300EA |
| TISP4165M3 | 135 | 165 | 3 | 5 | 600 | 5 | 150 | 65 |  |
| TISP4180M3 | 145 | 180 | 3 | 5 | 600 | 5 | 150 | 65 | P1500EA |
| TISP4220M3 | 160 | 220 | 3 | 5 | 600 | 5 | 150 | 65 | P1800EA |
| TISP4240M3 | 180 | 240 | 3 | 5 | 600 | 5 | 150 | 55 |  |
| TISP4250M3 | 190 | 250 | 3 | 5 | 600 | 5 | 150 | 55 | P2300EA |
| TISP4260M3 | 200 | 260 | 3 | 5 | 600 | 5 | 150 | 55 |  |
| TISP4290M3 | 220 | 290 | 3 | 5 | 600 | 5 | 150 | 55 | P2600EA |
| TISP4300M3 | 230 | 300 | 3 | 5 | 600 | 5 | 150 | 55 |  |
| TISP4350M3 | 275 | 350 | 3 | 5 | 600 | 5 | 150 | 55 | P3100EA |
| TISP4395M3 | 320 | 395 | 3 | 5 | 600 | 5 | 150 | 55 | P3500EA |
| TISP4400M3 | 300 | 400 | 3 | 5 | 600 | 5 | 150 | 55 |  |

B ourns' part has an improved protection voltage

## Summary Current Ratings

| Parameter | $\begin{gathered} \mathrm{I}_{\mathrm{TSP}} \\ \mathrm{~A} \end{gathered}$ |  |  |  |  |  | $\begin{gathered} \hline \mathrm{I}_{\text {TSM }} \\ \text { A } \end{gathered}$ | di/dt A/us |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Waveshape | 2/10 | 1.2/50, 8/20 | 10/160 | 5/320 | 10/560 | 10/1000 | 1 cycle 60 Hz | 2/10 Wavefront |
| Value | 300 | 220 | 120 | 100 | 75 | 50 | 32 | 300 |

ITU-T K.20/21 Rating $\qquad$ .4 kV 10/700,100 A 5/310

## Ion-Implanted Breakdown Region

Precise and Stable Voltage
Low Voltage Overshoot under Surge

| Device | $\mathbf{V}_{\text {DRM }}$ <br> V | $\begin{gathered} \mathbf{V}_{\text {(BO) }} \\ \mathbf{V} \end{gathered}$ |
| :---: | :---: | :---: |
| ‘4070 | 58 | 70 |
| ‘4080 | 65 | 80 |
| ‘4095 | 75 | 95 |
| '4115 | 90 | 115 |
| '4125 | 100 | 125 |
| '4145 | 120 | 145 |
| '4165 | 135 | 165 |
| '4180 | 145 | 180 |
| '4220 | 160 | 220 |
| '4240 | 180 | 240 |
| '4250 | 190 | 250 |
| '4260 | 200 | 260 |
| '4290 | 220 | 290 |
| '4300 | 230 | 300 |
| '4350 | 275 | 350 |
| '4395 | 320 | 395 |
| '4400 | 300 | 400 |

Rated for International Surge Wave Shapes

| Waveshape | Standard | ITSP <br> A |
| :---: | :---: | :---: |
| $2 / 10 \mu \mathrm{~s}$ | GR-1089-CORE | 300 |
| $8 / 20 \mu \mathrm{~s}$ | IEC 61000-4-5 | 220 |
| $10 / 160 \mu \mathrm{~s}$ | FCC Part 68 | 120 |
| $10 / 700 \mu \mathrm{~s}$ | ITU-T K.20/21 <br> FCC Part 68 | 100 |
| $10 / 560 \mu \mathrm{~s}$ | FCC Part 68 | 75 |
| $10 / 1000 \mu \mathrm{~s}$ | GR-1089-CORE | 50 |

LM Package (Top View)


MD4XAT
NC - No internal connection on pin 2

LMF Package (LM Package with Formed Leads) (Top View)


MD4XAKB
NC - No internal connection on pin 2

## Device Symbol



SD4XAA
Terminals $T$ and $R$ correspond to the alternative line designators of $A$ and $B$

Low Differential Capacitance $\qquad$ 43 pF max.
-I $\qquad$ UL Recognized Component

## Description

These devices are designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g. between the Ring and Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g. 3-point protection between Ring, Tip and Ground).

## How To Order

| Device | Package | Carrier | For Standard <br> Termination Finish <br> Order As | For Lead Free <br> Termination Finish <br> Order As |
| :---: | :---: | :---: | :---: | :---: |
|  | Straight Lead DO-92 (LM) | Bulk Pack | TISP4xxxM3LM | TISP4xxxM3LM-S |
|  |  | Tape and Reeled | TISP4xxxM3LMR | TISP4xxxM3LMR-S |
|  | Formed Lead DO-92 (LMF) | Tape and Reeled | TISP4xxxM3LMFR | TISP4xxxM3LMFRS |

Insert xxx value corresponding to protection voltages of 070, 080, 095, 115 etc.
NOVEMBER 1997 - REVISED FEBRUARY 2005
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.

## Description (continued)

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

This TISP4xxxM3LM range consists of seventeen voltage variants to meet various maximum system voltage levels ( 58 V to 320 V ). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These protection devices are supplied in a DO-92 (LM) cylindrical plastic package. The TISP4xxxM3LM is a straight lead DO-92 supplied in bulk pack and on tape and reel. The TISP4xxxM3LMF is a formed lead DO-92 supplied only on tape and reel. For higher rated impulse currents in the DO-92 package, the 100 A 10/1000 TISP4xxxH3LM series is available.

## Absolute Maximum Ratings, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ (Unless Otherwise Noted)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
|  | $V_{\text {DRM }}$ | $\begin{aligned} & \pm 58 \\ & \pm 65 \\ & \pm 75 \\ & \pm 90 \\ & \pm 100 \\ & \pm 120 \\ & \pm 135 \\ & \pm 145 \\ & \pm 160 \\ & \pm 180 \\ & \pm 190 \\ & \pm 200 \\ & \pm 220 \\ & \pm 230 \\ & \pm 275 \\ & \pm 320 \\ & \pm 300 \end{aligned}$ | V |
| Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4) <br> $2 / 10 \mu \mathrm{~s}$ (GR-1089-CORE, $2 / 10 \mu \mathrm{~s}$ voltage wave shape) <br> $8 / 20 \mu$ s (IEC 61000-4-5, combination wave generator, $1.2 / 50$ voltage, $8 / 20$ current) <br> 10/160 $\mu \mathrm{s}$ (FCC Part 68, 10/160 $\mu \mathrm{s}$ voltage wave shape) <br> $5 / 200 \mu \mathrm{~s}$ (VDE 0433, 10/700 $\mu \mathrm{s}$ voltage wave shape) <br> $0.2 / 310 \mu \mathrm{~s}$ ( $31-24,0.5 / 700 \mu \mathrm{~s}$ voltage wave shape) <br> $5 / 310 \mu \mathrm{~s}$ (ITU-T K.20/21, 10/700 $\mu \mathrm{s}$ voltage wave shape) <br> $5 / 310 \mu \mathrm{~s}$ (FTZ R12, 10/700 $\mu \mathrm{s}$ voltage wave shape) <br> 5/320 $\mu \mathrm{s}$ (FCC Part 68, 9/720 $\mu$ s voltage wave shape) <br> 10/560 $\mu \mathrm{s}$ (FCC Part 68, 10/560 $\mu \mathrm{s}$ voltage wave shape) <br> $10 / 1000 \mu \mathrm{~s}$ (GR-1089-CORE, 10/1000 $\mu \mathrm{s}$ voltage wave shape) | ${ }^{\text {TSP }}$ | $\begin{array}{r} 300 \\ 220 \\ 120 \\ 110 \\ 100 \\ 100 \\ 100 \\ 100 \\ 75 \\ 50 \end{array}$ | A |
| Non-repetitive peak on-state current (see Notes 2, 3 and 5) <br> $20 \mathrm{~ms}(50 \mathrm{~Hz})$ full sine wave <br> $16.7 \mathrm{~ms}(60 \mathrm{~Hz})$ full sine wave <br> 1000 s $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ a.c. | $I_{\text {TSM }}$ | $\begin{aligned} & 30 \\ & 32 \\ & 2.1 \end{aligned}$ | A |
| Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value <100 A | diT/dt | 300 | A/ $\mu \mathrm{s}$ |
| Junction temperature | $\mathrm{T}_{J}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES: 1. See Applications Information and Figure 10 for voltage values at lower temperatures.
2. Initially the TISP4xxxM3LM must be in thermal equilibrium with $T_{J}=25^{\circ} \mathrm{C}$.
3. The surge may be repeated after the TISP4xxxM3LM returns to its initial conditions.
4. See Applications Information and Figure 11 for current ratings at other temperatures.
5. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 8 for the current ratings at other durations. Derate current values at $-0.61 \% /{ }^{\circ} \mathrm{C}$ for ambient temperatures above $25^{\circ} \mathrm{C}$

Electrical Characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ (Unless Otherwise Noted)

| Parameter |  | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDRM | Repetitive peak offstate current | $\mathrm{V}_{\mathrm{D}}= \pm \mathrm{V}_{\text {DRM }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{gathered} \pm 5 \\ \pm 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| $V_{(B O)}$ | Breakover voltage | $\mathrm{dv} / \mathrm{dt}= \pm 750 \mathrm{~V} / \mathrm{ms}, \quad \text { RSOURCE }=300 \Omega$ |  |  |  | $\begin{aligned} & \pm 70 \\ & \pm 80 \\ & \pm 95 \\ & \pm 115 \\ & \pm 125 \\ & \pm 145 \\ & \pm 165 \\ & \pm 180 \\ & \pm 220 \\ & \pm 240 \\ & \pm 250 \\ & \pm 260 \\ & \pm 290 \\ & \pm 300 \\ & \pm 350 \\ & \pm 395 \\ & \pm 400 \end{aligned}$ | V |
| $V_{(B O)}$ | Impulse breakover voltage | dv/dt $\leq \pm 1000 \mathrm{~V} / \mathrm{us}$, Linear voltage ramp, Maximum ramp value $= \pm 500 \mathrm{~V}$ $\mathrm{di} / \mathrm{dt}= \pm 20 \mathrm{~A} / \mu \mathrm{s}$, Linear current ramp, Maximum ramp value $= \pm 10 \mathrm{~A}$ |  |  |  | $\begin{aligned} & \pm 78 \\ & \pm 88 \\ & \pm 102 \\ & \pm 122 \\ & \pm 132 \\ & \pm 151 \\ & \pm 171 \\ & \pm 186 \\ & \pm 227 \\ & \pm 247 \\ & \pm 257 \\ & \pm 267 \\ & \pm 298 \\ & \pm 308 \\ & \pm 359 \\ & \pm 405 \\ & \pm 410 \end{aligned}$ | V |
| ${ }^{1}(\mathrm{BO})$ | Breakover current | $\mathrm{dv} / \mathrm{dt}= \pm 750 \mathrm{~V} / \mathrm{ms}, \quad \mathrm{R}_{\text {SOURCE }}=300 \Omega$ |  | $\pm 0.15$ |  | $\pm 0.6$ | A |
| $\mathrm{V}_{\mathrm{T}}$ | On-state voltage | $\mathrm{I}_{\mathrm{T}}= \pm 5 \mathrm{~A}, \mathrm{t}_{\mathrm{W}}=100 \mu \mathrm{~s}$ |  |  |  | $\pm 3$ | V |
| $\mathrm{I}_{\mathrm{H}}$ | Holding current | $\mathrm{I}_{\mathrm{T}}= \pm 5 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=-/+30 \mathrm{~mA} / \mathrm{ms}$ |  | $\pm 0.15$ |  | $\pm 0.6$ | A |
| dv/dt | Critical rate of rise of off-state voltage | Linear voltage ramp, Maximum ramp value $<0.85 \mathrm{~V}_{\text {DRM }}$ |  | $\pm 5$ |  |  | kV/ $\mu \mathrm{s}$ |
| ID | Off-state current | $\mathrm{V}_{\mathrm{D}}= \pm 50 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |

Electrical Characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Unless Otherwise Noted) (continued)

|  | Parameter | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {off }} \quad$ Off-state capacitance |  | $\mathrm{f}=100 \mathrm{kHz}, \quad \mathrm{V}_{\mathrm{d}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{D}}=0$, | 4070 thru '4115 |  | 86 | 110 | pF |
|  |  | '4125 thru '4220 | 60 |  | 80 |  |
|  |  | '4240 thru '4400 | 54 |  | 70 |  |
|  |  | $\mathrm{f}=100 \mathrm{kHz}, \quad \mathrm{V}_{\mathrm{d}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{D}}=-1 \mathrm{~V}$ | '4070 thru '4115 |  | 80 | 96 |  |
|  |  | '4125 thru '4220 | 56 |  | 74 |  |
|  |  | '4240 thru '4400 | 50 |  | 64 |  |
|  |  | $f=100 \mathrm{kHz}, \quad V_{d}=1 \mathrm{Vrms}, V_{D}=-2 \mathrm{~V}$ | '4070 thru '4115 |  | 74 | 90 |  |
|  |  | '4125 thru '4220 | 52 |  | 70 |  |
|  |  |  | '4240 thru '4400 |  | 46 | 60 |  |
|  |  | $\mathrm{f}=100 \mathrm{kHz}, \quad \mathrm{V}_{\mathrm{d}}=1 \mathrm{~V} \mathrm{rms}, \mathrm{V}_{\mathrm{D}}=-50 \mathrm{~V}$ | '4070 thru '4115 |  | 36 | 47 |  |
|  |  | '4125 thru '4220 | 26 |  | 36 |  |
|  |  |  | '4240 thru '4400 |  | 20 | 30 |  |
|  |  | $\begin{aligned} & f=100 \mathrm{kHz}, \quad \mathrm{~V}_{\mathrm{d}}=1 \mathrm{Vrms}, \mathrm{~V}_{\mathrm{D}}=-100 \mathrm{~V} \\ & \text { (see Note 6) } \end{aligned}$ | '4125 thru '4220 |  | 20 | 30 |  |
|  |  | '4240 thru '4400 | 16 |  | 24 |  |

NOTE 6: To avoid possible voltage clipping, the ' 4125 is tested with $\mathrm{V}_{\mathrm{D}}=-98 \mathrm{~V}$.

Thermal Characteristics

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\theta J A}$ Junction to free air thermal resistance | $\text { EIA/JESD51-3 PCB, } \mathrm{I}_{\mathrm{T}}=\mathrm{I}_{\mathrm{TSM}(1000)}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, (see Note 7 ) |  |  | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $265 \mathrm{~mm} \times 210 \mathrm{~mm}$ populated line card, 4-layer PCB, $\mathrm{I}_{\mathrm{T}}=\mathrm{I}_{\mathrm{TSM}(1000)}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 57 |  |  |

NOTE 7: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.


Figure 1. Voltage-current Characteristic for $T$ and $R$ Terminals All Measurements are Referenced to the $\mathbf{R}$ Terminal


Figure 2.

ON-STATE CURRENT
vs
ON-STATE VOLTAGE


Figure 4.

NORMALIZED BREAKOVER VOLTAGE
vS


Figure 3.

NORMALIZED HOLDING CURRENT
vs


Figure 5.

Typical Characteristics


Figure 6.

DIFFERENTIAL OFF-STATE CAPACITANCE
vs
RATED REPETITIVE PEAK OFF-STATE VOLTAGE


Figure 7.


Figure 8.


Figure 10.

THERMAL IMPEDANCE


Figure 9.


Figure 11.
NOVEMBER 1997 - REVISED FEBRUARY 2005

## TISP4xxxM3LM Overvoltage Protector Series

## APPLICATIONS INFORMATION

## Deployment

These devices are two terminal overvoltage protectors. They may be used either singly to limit the voltage between two conductors (Figure 12) or in multiples to limit the voltage at several points in a circuit (Figure 13).


Figure 12. Two Point Protection


Figure 13. Multi-point Protection

In Figure 12, protector Th1 limits the maximum voltage between the two conductors to $\pm \mathrm{V}_{(\mathrm{BO})}$. This configuration is normally used to protect circuits without a ground reference, such as modems. In Figure 13, protectors Th2 and Th3 limit the maximum voltage between each conductor and ground to the $\pm V_{(\mathrm{BO})}$ of the individual protector. Protector Th1 limits the maximum voltage between the two conductors to its $\pm \mathrm{V}_{(\mathrm{BO})}$ value. If the equipment being protected has all its vulnerable components connected between the conductors and ground, then protector Th1 is not required.

## Impulse Testing

To verify the withstand capability and safety of the equipment, standards require that the equipment is tested with various impulse wave forms. The table below shows some common values.

| Standard | Peak Voltage <br> Setting <br> $\mathbf{V}$ | Voltage <br> Waveform <br> $\boldsymbol{\mu s}$ | Peak Current <br> Value <br> $\mathbf{A}$ | Current <br> Waveform <br> $\boldsymbol{\mu s}$ | TISP4xxxM3 <br> $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ Rating <br> $\mathbf{A}$ | Series <br> Resistance <br> $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2500 | $2 / 10$ | 500 | $2 / 10$ | 300 | 11 |
|  | 1000 | $10 / 1000$ | 100 | $10 / 1000$ | 50 |  |
| FCC Part 68 <br> (March 1998) | 1500 | $10 / 160$ | 200 | $10 / 160$ | 120 | 3 |
|  | 800 | $10 / 560$ | 100 | $10 / 560$ | 75 | 0 |
|  | 1500 | $9 / 720 \dagger$ | 37.5 | $5 / 320 \dagger$ | 100 | 100 |
| I3124 | 1000 | $9 / 720 \dagger$ | 25 | $5 / 320 \dagger$ | 100 | 0 |
| ITU-T K.20/K.21 | 1500 | $0.5 / 700$ | 37.5 | $0.2 / 310$ | 100 | 0 |

$\dagger$ FCC Part 68 terminology for the waveforms produced by the ITU-T recommendation K. 21 10/700 impulse generator
If the impulse generator current exceeds the protector's current rating, then a series resistance can be used to reduce the current to the protector's rated value to prevent possible failure. The required value of series resistance for a given waveform is given by the following calculations. First, the minimum total circuit impedance is found by dividing the impulse generator's peak voltage by the protector's rated current. The impulse generator's fictive impedance (generator's peak voltage divided by peak short circuit current) is then subtracted from the minimum total circuit impedance to give the required value of series resistance.

For the FCC Part 68 10/560 waveform the following values result. The minimum total circuit impedance is $800 / 75=10.7 \Omega$ and the generator's fictive impedance is $800 / 100=8 \Omega$. This gives a minimum series resistance value of 10.7-8=2.7 $\Omega$. After allowing for tolerance, a $3 \Omega \pm 10 \%$ resistor would be suitable. The 10/160 waveform needs a standard resistor value of $5.6 \Omega$ per conductor. These would be R1a and R1b in Figure 15 and Figure 16. FCC Part 68 allows the equipment to be non-operational after the 10/160 (conductor to ground) and 10/560 (interconductor) impulses. The series resistor value may be reduced to zero to pass FCC Part 68 in a non-operational mode, e.g. Figure 14. For this type of design, the series fuse must open before the TISP4xxxM3 fails. For Figure 14 , the maximum fuse $i^{2} t$ is $2.3 A^{2} \mathrm{~s}$. In some cases, the equipment will require verification over a temperature range. By using the rated waveform values from Figure 11, the appropriate series resistor value can be calculated for ambient temperatures in the range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## APPLICATIONS INFORMATION

## AC Power Testing

The protector can withstand currents applied for times not exceeding those shown in Figure 8. Currents that exceed these times must be terminated or reduced to avoid protector failure. Fuses, PTC (Positive Temperature Coefficient) resistors and fusible resistors are overcurrent protection devices which can be used to reduce the current flow. Protective fuses may range from a few hundred milliamperes to one ampere. In some cases, it may be necessary to add some extra series resistance to prevent the fuse from opening during impulse testing. The current versus time characteristic of the overcurrent protector must be below the line shown in Figure 8. In some cases there may be a further time limit imposed by the test standard (e.g. UL 1459 wiring simulator failure).


#### Abstract

Capacitance The protector characteristic off-state capacitance values are given for d.c. bias voltage, $\mathrm{V}_{\mathrm{D}}$, values of $0,-1 \mathrm{~V},-2 \mathrm{~V}$ and -50 V . Where possible, values are also given for -100 V . Values for other voltages may be calculated by multiplying the $\mathrm{V}_{\mathrm{D}}=0$ capacitance value by the factor given in Figure 6 . Up to 10 MHz , the capacitance is essentially independent of frequency. Above 10 MHz , the effective capacitance is strongly dependent on connection inductance. In many applications, such as Figure 15 and Figure 17, the typical conductor bias voltages will be about -2 V and -50 V . Figure 7 shows the differential (line unbalance) capacitance caused by biasing one protector at -2 V and the other at -50 V .


## Normal System Voltage Levels

The protector should not clip or limit the voltages that occur in normal system operation. For unusual conditions, such as ringing without the line connected, some degree of clipping is permissible. Under this condition, about 10 V of clipping is normally possible without activating the ring trip circuit.

Figure 10 allows the calculation of the protector $V_{\text {DRM }}$ value at temperatures below $25^{\circ} \mathrm{C}$. The calculated value should not be less than the maximum normal system voltages. The TISP4260M3LM, with a VDRM of 200 V , can be used for the protection of ring generators producing 100 Vrms of ring on a battery voltage of -58 V (Th2 and Th3 in Figure 17). The peak ring voltage will be $58+1.414^{*} 100=199.4 \mathrm{~V}$. However, this is the open circuit voltage and the connection of the line and its equipment will reduce the peak voltage. In the extreme case of an unconnected line, clipping the peak voltage to 190 V should not activate the ring trip. This level of clipping would occur at the temperature when the $V_{\text {DRM }}$ has reduced to $190 / 200=0.95$ of its $25^{\circ} \mathrm{C}$ value. Figure 10 shows that this condition will occur at an ambient temperature of $-28^{\circ} \mathrm{C}$. In this example, the TISP4260M3LM will allow normal equipment operation provided that the minimum expected ambient temperature does not fall below $-28^{\circ} \mathrm{C}$.

## JESD51 Thermal Measurement Method

To standardize thermal measurements, the EIA (Electronic Industries Alliance) has created the JESD51 standard. Part 2 of the standard (JESD51-2, 1995) describes the test environment. This is a $0.0283 \mathrm{~m}^{3}\left(1 \mathrm{ft}^{3}\right)$ cube which contains the test PCB (Printed Circuit Board) horizontally mounted at the center. Part 3 of the standard (JESD51-3, 1996) defines two test PCBs for surface mount components; one for packages smaller than 27 mm ( 1.06 ") on a side and the other for packages up to $48 \mathrm{~mm}(1.89$ "). The LM package measurements used the smaller $76.2 \mathrm{~mm} \times 114.3 \mathrm{~mm}(3.0$ " $\times 4.5$ ") PCB. The JESD51-3 PCBs are designed to have low effective thermal conductivity (high thermal resistance) and represent a worse case condition. The PCBs used in the majority of applications will achieve lower values of thermal resistance and so can dissipate higher power levels than indicated by the JESD51 values.

## TISP4xxxM3LM Overvoltage Protector Series

## BOURNS ${ }^{\circ}$

Typical Circuits


Figure 14. MODEM Inter-wire Protection


Figure 15. Protection Module


Figure 16. ISDN Protection


Figure 17. Line Card Ring/Test Protection

## TISP4xxxM3LM Overvoltage Protector Series

## MECHANICAL DATA

## Device Symbolization Code

Devices will be coded as below.

| Device | Symbolization <br> Code |
| :---: | :---: |
| TISP4070M3LM | 4070 M 3 |
| TISP4080M3LM | 4080 M 3 |
| TISP4095M3LM | 4095 M 3 |
| TISP4115M3LM | 4115 M 3 |
| TISP4125M3LM | 4125 M 3 |
| TISP4145M3LM | 4145 M 3 |
| TISP4165M3LM | 4165 M 3 |
| TISP4180M3LM | 4180 M 3 |
| TISP4220M3LM | 4220 M 3 |
| TISP4240M3LM | 4240 M 3 |
| TISP4250M3LM | 4250 M 3 |
| TISP4260M3LM | 4260 M 3 |
| TISP4290M3LM | 4290 M 3 |
| TISP4300M3LM | 4300 M 3 |
| TISP4350M3LM | 4350 M 3 |
| TISP4395M3LM | 4395 M 3 |
| TISP4400M3LM | 4400 M 3 |

## Carrier Information

Devices are shipped in one of the carriers below. A reel contains 2000 devices.

| Package Type | Carrier | For Standard <br> Termination Finish <br> Order As | For Lead Free <br> Termination Finish <br> Order As |
| :---: | :---: | :---: | :---: |
| Straight Lead DO-92 | Bulk Pack | TISP4xxxM3LM | TISP4xxxM3LM-S |
| Straight Lead DO-92 | Tape and Reeled | TISP4xxxM3LMR | TISP4xxxM3LMR-S |
| Formed Lead DO-92 | Tape and Reeled | TISP4xxxM3LMFR | TISP4xxxM3LMFRS |

## MECHANICAL DATA

## LM002 (DO-92) 2-Pin Cylindrical Plastic Package

## 2-Pin Cylindrical Plastic Package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.


## TISP4xxxM3LM Overvoltage Protector Series

## MECHANICAL DATA

## LM002 (DO-92) - Formed Leads Version- 2-Pin Cylindrical Plastic Package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.


## TISP4xxxM3LM Overvoltage Protector Series

## 13OURNS®

## MECHANICAL DATA

Tape Dimensions


[^0]
[^0]:    "TISP" is a trademark of Bourns, Ltd., a Bourns Company, and is Registered in U.S. Patent and Trademark Office.
    "Bourns" is a registered trademark of Bourns, Inc. in the U.S. and other countries.
    NOVEMBER 1997 - REVISED FEBRUARY 2005
    Specifications are subject to change without notice.
    Customers should verify actual device performance in their specific applications.

