

One-Time Programmable ROM Single-Chip PLL Plus Microcontroller

# Overview

The LC72P32 is a version of the LC7232N single-chip PLL plus microcontroller product that provides an 8 Kbyte (4096 words  $\times$  16 bits) one-time programmable ROM on chip. The LC72P32 has identical functions and the same pin assignment and packaging as the LC7232N, which is a mask ROM product. The LC72P32 can contribute to bringing up the first production run of a new product quickly and to reducing the switchover period when specifications change.

## **Features**

- Option selection according to PROM data The LC7232N optional functions can be specified with PROM data. This allows mass-production products to be tested and evaluated.
- On-chip 8 Kbyte (4096 words × 16 bits) PROM This is a one-time programmable 8 Kbyte (4096 words × 16 bits) ROM.
- Packaging and pin assignments are identical to those of the LC7232N mask ROM version, i.e., these products are pin compatible.


# Sanyo PROM Writing Service

Sanyo provides custom PROM writing, printing, screening and read-back testing (for fee) services for our one-time programmable ROM microcontroller products. Contact your Sanyo sales representative for pricing and other details.

# **Package Dimensions**

unit: mm

#### 3044B-QFP80A



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LC72P32

# Specifications Absolute Maximum Ratings at Ta = 25°C, $V_{SS} = 0 V$

| Parameter                   | Symbol              | Conditions                                   | Ratings                       | Unit |
|-----------------------------|---------------------|--|-------------------------------|------|
| Maximum supply voltage      | V <sub>DD</sub> max |  | -0.3 to +6.5                  | V    |
|                             | V <sub>IN</sub> 1   | HOLD, INT, RES, ADI, SNS, and the G port     | -0.3 to +13                   | V    |
| Input voltage               | V <sub>IN</sub> 2   | Inputs other than V <sub>IN</sub> 1          | -0.3 to V <sub>DD</sub> + 0.3 | V    |
|                             | V <sub>OUT</sub> 1  | H port                                       | -0.3 to +15                   | V    |
| Output voltage              | V <sub>OUT</sub> 2  | Outputs other than V <sub>OUT</sub> 1        | -0.3 to V <sub>DD</sub> + 0.3 | V    |
|                             | I <sub>OUT</sub> 1  | D and H port pins                            | 0 to 5                        | mA   |
| Output ourrent              | I <sub>OUT</sub> 2  | E and F port pins                            | 0 to 3                        | mA   |
| Output current              | I <sub>OUT</sub> 3  | B and C port pins                            | 0 to 1                        | mA   |
|                             | I <sub>OUT</sub> 4  | S1 to S28 and I port pins                    | 0 to 1                        | mA   |
| Allowable power dissipation | Pd max              | $Topg = -30 \text{ to } +70^{\circ}\text{C}$ | 400                           | mW   |
| Operating temperature       | Торд                |  | -30 to +70                    | °C   |
| Storage temperature         | Tstg                |  | -45 to +125                   | °C   |

Note: This IC has reduced resistance to damage from static discharges and therefore requires special care in handling.


# Allowable Operating Ranges at Ta = –30 to +70 $^{\circ}C,$ $V_{DD}$ = 4.0 to 5.5 V

|                          |                      |   |                     | Ratings |                     |      |
|--------------------------|----------------------|---|---------------------|---------|---------------------|------|
| Parameter                | Symbol               | Conditions  | min                 | typ     | max                 | Unit |
|                          | V <sub>DD</sub> 1    | CPU and PLL operating   | 4.5                 |         | 5.5                 | V    |
| Supply voltage           | V <sub>DD</sub> 2    | CPU operating   | 4.0                 |         | 5.5                 | V    |
|                          | V <sub>DD</sub> 3    | Memory hold   | 1.3                 |         | 5.5                 | V    |
|                          | V <sub>IH</sub> 1    | G port  | 0.7 V <sub>DD</sub> |         | 8.0                 | V    |
|                          | V <sub>IH</sub> 2    | RES, INT, HOLD  | 0.8 V <sub>DD</sub> |         | 8.0                 | V    |
| Input high level voltage | V <sub>IH</sub> 3    | SNS   | 2.5                 |         | 8.0                 | V    |
| Input high level voltage | V <sub>IH</sub> 4    | A port  | 0.6 V <sub>DD</sub> |         | V <sub>DD</sub>     | V    |
|                          | V <sub>IH</sub> 5    | E and F ports   | 0.7 V <sub>DD</sub> |         | V <sub>DD</sub>     | V    |
|                          | V <sub>IH</sub> 6    | LCTR (period measurement), V <sub>DD</sub> 1                              | 0.8 V <sub>DD</sub> |         | V <sub>DD</sub>     | V    |
|                          | V <sub>IL</sub> 1    | G port  | 0                   |         | 0.3 V <sub>DD</sub> | V    |
|                          | V <sub>IL</sub> 2    | RES, INT  | 0                   |         | 0.2 V <sub>DD</sub> | V    |
|                          | V <sub>IL</sub> 3    | SNS   | 0                   |         | 1.3                 | V    |
| Input low level voltage  | V <sub>IL</sub> 4    | A port  | 0                   |         | 0.2 V <sub>DD</sub> | V    |
|                          | V <sub>IL</sub> 5    | E and F port  | 0                   |         | 0.3 V <sub>DD</sub> | V    |
|                          | V <sub>IL</sub> 6    | LCTR (period measurement), V <sub>DD</sub> 1                              | 0                   |         | 0.2 V <sub>DD</sub> | V    |
|                          | V <sub>IL</sub> 7    | HOLD  | 0                   |         | 0.4 V <sub>DD</sub> | V    |
|                          | f <sub>IN</sub> 1    | XIN   | 4.0                 | 4.5     | 5.0                 | MHz  |
|                          | f <sub>IN</sub> 2    | FMIN, V <sub>IN</sub> 2, V <sub>DD</sub> 1                                | 10                  |         | 130                 | MHz  |
|                          | f <sub>IN</sub> З    | FMIN, V <sub>IN</sub> 3, V <sub>DD</sub> 1                                | 10                  |         | 150                 | MHz  |
| Input frequency          | f <sub>IN</sub> 4    | AMIN (L), V <sub>IN</sub> 4, V <sub>DD</sub> 1                            | 0.5                 |         | 10                  | MHz  |
| input nequency           | f <sub>IN</sub> 5    | AMIN (H), V <sub>IN</sub> 5, V <sub>DD</sub> 1                            | 2.0                 |         | 40                  | MHz  |
|                          | f <sub>IN</sub> 6    | HCTR, V <sub>IN</sub> 6, V <sub>DD</sub> 1                                | 0.4                 |         | 12                  | MHz  |
|                          | f <sub>IN</sub> 7    | LCTR (frequency measurement), $V_{\mbox{IN}}7$ and $V_{\mbox{DD}}1$       | 100                 |         | 500                 | kHz  |
|                          | f <sub>IN</sub> 8    | LCTR (period), V <sub>IH</sub> 6, V <sub>IL</sub> 6 and V <sub>DD</sub> 1 | 1                   |         | $20 	imes 10^3$     | Hz   |
|                          | V <sub>IN</sub> 1    | XIN   | 0.50                |         | 1.5                 | Vrms |
|                          | V <sub>IN</sub> 2    | FMIN  | 0.10                |         | 1.5                 | Vrms |
| Input amplitude          | V <sub>IN</sub> 3    | FMIN  | 0.15                |         | 1.5                 | Vrms |
|                          | V <sub>IN</sub> 4, 5 | AMIN  | 0.10                |         | 1.5                 | Vrms |
|                          | V <sub>IN</sub> 6, 7 | LCTR, HCTR  | 0.10                |         | 1.5                 | Vrms |
| Input voltage range      | V <sub>IN</sub> 8    | ADI   | 0                   |         | V <sub>DD</sub>     | V    |


# Electrical Characteristics for the Allowable Operating Ranges


| Parameter                    | Symbol              | Conditions   |                        | Ratings               |                       | Unit |
|------------------------------|---------------------|--|------------------------|-----------------------|-----------------------|------|
| Parameter                    | Symbol              | Conditions   | min                    | typ                   | max                   | Unit |
| Hysteresis                   | V <sub>H</sub>      | LCTR (period), RES, INT  | 0.1 V <sub>DD</sub>    |                       |                       | V    |
| Reject pulse width           | P <sub>REJ</sub>    | SNS  |                        |                       | 50                    | μs   |
| Power-down detection voltage | V <sub>DET</sub>    |  | 3.0                    | 3.5                   | 4.0                   | V    |
|                              | I <sub>IH</sub> 1   | $\overline{\text{HOLD}}$ , $\overline{\text{INT}}$ , $\overline{\text{RES}}$ , ADI, $\overline{\text{SNS}}$ , and the G port: V <sub>I</sub> = 5.5 V |                        |                       | 3.0                   | μA   |
| Input high level current     | I <sub>IH</sub> 2   | A, E and F ports: E and F ports output off, A port with no $R_{PD}$ : $V_I = V_{DD}$   |                        |                       | 3.0                   | μA   |
| input nightiever current     | I <sub>IH</sub> 3   | XIN: $V_I = V_{DD} = 5.0 V$  | 2.0                    | 5.0                   | 15                    | μΑ   |
|                              | I <sub>IH</sub> 4   | FMIN, AMIN, HCTR, LCTR: $V_I = V_{DD} = 5.0 \text{ V}$   | 4.0                    | 10                    | 30                    | μΑ   |
|                              | I <sub>IH</sub> 5   | A port: with $R_{PD}$ : $V_I = V_{DD} = 5.0 V$   |                        | 50                    |                       | μΑ   |
|                              | I <sub>IL</sub> 1   | $\overline{INT}$ , $\overline{HOLD}$ , $\overline{RES}$ , ADI, $\overline{SNS}$ , and the G port: $V_I = V_{SS}$                                     |                        |                       | 3.0                   | μΑ   |
| Input low level current      | I <sub>IL</sub> 2   | A, E and F ports: E and F ports output off,<br>A port with no $R_{PD}$ : $V_I = V_{SS}$  |                        |                       | 3.0                   | μΑ   |
|                              | I <sub>IL</sub> 3   | XIN: V <sub>IN</sub> = V <sub>SS</sub>   | 2.0                    | 5.0                   | 15                    | μA   |
|                              | I <sub>IL</sub> 4   | FMIN, AMIN, HCTR, LCTR: V <sub>I</sub> = V <sub>SS</sub>   | 4.0                    | 10                    | 30                    | μA   |
| Input floating voltage       | VIF                 | A port: with R <sub>PD</sub>   |                        |                       | 0.05 V <sub>DD</sub>  | V    |
| Pull-down resistance         | R <sub>PD</sub>     | A port: with $R_{PD}$ , $V_{DD}$ = 5.0 V   | 75                     | 100                   | 200                   | kΩ   |
|                              | I <sub>OFFH</sub> 1 | EO1, EO2: $V_0 = V_{DD}$   |                        | 0.01                  | 10                    | nA   |
| Output high level off        | I <sub>OFFH</sub> 2 | B, C, D, E, F, and I ports: $V_0 = V_{DD}$   |                        |                       | 3.0                   | μA   |
| leakage current              | I <sub>OFFH</sub> 3 | H port: $V_0 = 13 V$   |                        |                       | 5.0                   | μA   |
| Output low level off         | I <sub>OFFL</sub> 1 | EO1, EO2: $V_0 = V_{SS}$   |                        | 0.01                  | 10                    | nA   |
| leakage current              | I <sub>OFFL</sub> 2 | B, C, D, E, F, and I ports: $V_O = V_{SS}$   |                        |                       | 3.0                   | μA   |
|                              | V <sub>OH</sub> 1   | B and C ports: $I_0 = -1 \text{ mA}$   | V <sub>DD</sub> – 2.0  | V <sub>DD</sub> – 1.0 | V <sub>DD</sub> – 0.5 | V    |
|                              | V <sub>OH</sub> 2   | E and F ports: $I_0 = -1$ mA   | V <sub>DD</sub> - 1.0  |                       |                       | V    |
|                              | V <sub>OH</sub> 3   | EO1, EO2: I <sub>O</sub> = -500 μA   | V <sub>DD</sub> - 1.0  |                       |                       | V    |
| Output high level voltage    | V <sub>OH</sub> 4   | XOUT: I <sub>O</sub> = -200 μA   | V <sub>DD</sub> - 1.0  |                       |                       | V    |
|                              | V <sub>OH</sub> 5   | S1 to S28 and I port: $I_0 = -0.1$ mA  | V <sub>DD</sub> - 1.0  |                       |                       | V    |
|                              | V <sub>OH</sub> 6   | D port: $I_{O} = -5 \text{ mA}$  | V <sub>DD</sub> - 1.0  |                       |                       | V    |
|                              | V <sub>OH</sub> 7   | COM1, COM2: I <sub>O</sub> = -25 μA  | V <sub>DD</sub> - 0.75 | V <sub>DD</sub> – 0.5 | V <sub>DD</sub> – 0.3 | V    |
|                              | V <sub>OL</sub> 1   | B and C ports: $I_{O} = 50 \mu A$  | 0.5                    | 1.0                   | 2.0                   | V    |
|                              | V <sub>OL</sub> 2   | E and F ports: $I_0 = 1 \text{ mA}$  |                        |                       | 1.0                   | V    |
|                              | V <sub>OL</sub> 3   | EO1, EO2: Ι <sub>O</sub> = 500 μA  |                        |                       | 1.0                   | V    |
|                              | V <sub>OL</sub> 4   | XOUT: I <sub>O</sub> = 200 μA  |                        |                       | 1.0                   | V    |
| Output low level voltage     | V <sub>OL</sub> 5   | S1 to S28 and I port: $I_0 = 0.1 \text{ mA}$   |                        |                       | 1.0                   | V    |
|                              | V <sub>OL</sub> 6   | D port: $I_0 = 5 \text{ mA}$   |                        |                       | 1.0                   | V    |
|                              | V <sub>OL</sub> 7   | COM1, COM2: $I_{O} = 25 \mu A$   | 0.3                    | 0.5                   | 0.75                  | V    |
|                              | V <sub>OL</sub> 8   | H port: $I_{O} = 5 \text{ mA}$   | (150 Ω) 0.75           |                       | (400 Ω) 2.0           | V    |
| Output middle level voltage  | V <sub>M</sub> 1    | COM1, COM2: $V_{DD} = 5.0 \text{ V}$ , $I_O = 20 \mu \text{A}$   | 2.0                    | 2.5                   | 3.0                   | V    |
| A/D conversion error         | · IVI ·             | ADI, V <sub>DD</sub> 1   | -1/2                   |                       | 1/2                   | LSB  |
|                              | I <sub>DD</sub> 1   | $V_{DD}$ 1, f <sub>IN</sub> 2 = 130 MHz  |                        | 15                    | 20                    | mA   |
|                              | I <sub>DD</sub> 2   | V <sub>DD</sub> = 5.0 V, PLL stopped, CT = 2.67 µs<br>(HOLD mode, Figure 1)  |                        | 2.7                   |                       | mA   |
|                              | I <sub>DD</sub> 3   | V <sub>DD</sub> = 5.0 V, PLL stopped, CT = 13.33 µs<br>(HOLD mode, Figure 1)   |                        | 1.7                   |                       | mA   |
| Current drain                | I <sub>DD</sub> 4   | $V_{DD}$ = 5.0 V, PLL stopped, CT = 40.00 µs<br>(HOLD mode, Figure 1)  |                        | 1.5                   |                       | mA   |
|                              |                     | V <sub>DD</sub> = 5.5 V, oscillator stopped, Ta = 25°C<br>(BACKUP mode, Figure 2)  |                        |                       | 5                     | μΑ   |
|                              | I <sub>DD</sub> 5   | $V_{DD}$ = 2.5 V, oscillator stopped, Ta = 25°C<br>(BACKUP mode, Figure 2)   |                        |                       | 1                     | μΑ   |

## **Test Circuits**



Note: With PB to PF, PH and PI all open. Note that output mode is selected for PE and PF.





Note: With PA to PI, S1 to S24, COM1 and COM2 open.



## **Pin Functions**

| Pin  | Pin No.  | Function  | I/O    | Circuit type                  | PROM mode<br>function  |
|--|--|---|--------|-------------------------------|--|
| PA0<br>PA1<br>PA2<br>PA3   | 35<br>34<br>33<br>32   | Low threshold type dedicated input port<br>These pins can be used, for example, for key data acquisition.<br>Built-in pull-down resistors can be specified as an option. This<br>option is in 4-pin units, and cannot be specified for individual<br>pins.<br>Input through these pins is disabled in BACKUP mode.  | Input  | BACKUP<br>BACKUP              |  |
| PB0<br>PB1<br>PB2<br>PB3<br>PC0<br>PC1<br>PC2<br>PC3<br>PD0<br>PD1<br>PD2<br>PD3 | 30<br>29<br>28<br>27<br>26<br>25<br>24<br>23<br>22<br>21<br>20<br>19 | Dedicated output ports<br>Since the output transistor impedances are unbalanced<br>CMOS, these pins can be effectively used for functions such<br>as key scan timing. These pins go to the output high-<br>impedance state in BACKUP mode.<br>These pins go to the low level during a reset, i.e., when the<br>RES pin is low.<br>Dedicated output port<br>These are normal CMOS outputs. These pins go to the output<br>high-impedance state in BACKUP mode.<br>These pins go to the low level during a reset, i.e., when the<br>RES pin is low.   | Output | BACKUP<br>A01888              |  |
| PE0<br>PE1<br>PE2<br>PE3<br>PF0<br>PF1<br>PF2<br>PF3                             | 18<br>17<br>16<br>15<br>14<br>13<br>12<br>11                         | <ul> <li>I/O port</li> <li>These pins are switched between input and output as follows.<br/>Once an input instruction (IN, TPT, or TPF) is executed, these pins latch in the input mode. Once an output instruction (OUT, SPB, or RPB) is executed, they latch in the output mode.</li> <li>These pins go to the input mode during a reset, i.e., when the RES pin is low.</li> <li>In BACKUP mode these pins go to the input mode with input disabled.</li> <li>I/O port</li> <li>These pins are switched between input and output by the FPC instruction.</li> <li>The I/O states of this port can be specified for individual pins.</li> <li>These pins go to the input mode during a reset, i.e., when the RES pin is low.</li> </ul> | I/O    | BACKUP<br>BACKUP<br>PROM mode | Data I/O<br>PE0: D0<br>PE1: D1<br>PE2: D2<br>PE3: D3<br>PF0: D4<br>PF1: D5<br>PF2: D6<br>PF3: D7 |
| PG0<br>PG1<br>PG2<br>PG3   | 6<br>5<br>4<br>3   | Dedicated input port<br>Input through these pins is disabled in BACKUP mode.  | Input  | BACKUP<br>PROM mode<br>A01905 | PROM control<br>signal inputs<br>PG0: CE<br>PG1: OE  |

| Pin                                      | Pin No.              | Function  | I/O    | Circuit type                       | PROM mode<br>function                 |
|--|----------------------|---|--------|------------------------------------|---------------------------------------|
| PH0<br>PH1<br>PH2<br>PH3                 | 10<br>9<br>8<br>7    | Dedicated output port<br>Since these pins are high breakdown voltage n-channel<br>transistor open-drain outputs, they can be effectively used for<br>functions such as band power supply switching.<br>Note that PH2 and PH3 also function as the DAC1 and DAC2<br>outputs.<br>These pins go to the high impedance state during a reset, i.e.,<br>when the RES pin is low, and in BACKUP mode.  | Output | BACKUP                             |                                       |
| PI0/S25<br>PI1/S26<br>PI2/S27<br>PI3/S28 | 39<br>38<br>37<br>36 | Dedicated output port<br>While these pins have a CMOS output circuit structure, they<br>can be switched to function as LCD drivers. Their function is<br>switched by the SS and RS instructions. These pins cannot<br>be switched individually.<br>The LCD driver function is selected and a segment off signal<br>is output when power is first applied or when RES is low.<br>These pins are held at the low level in BACKUP mode.<br>Note that when the general-purpose port use option is<br>specified, these pins output the contents of IPORT when LPC<br>is 1, and the contents of the general-purpose output port<br>LATCH when LPC is 0. | Output | LCD output<br>I port<br>LPC BACKUP |                                       |
| S1 to S14                                | 63 to 50             | LCD driver segment outputs<br>A frame frequency of 100 Hz and a 1/2 duty, 1/2 bias drive<br>type are used.  | I/O    | PROM mode BACKUP                   | Address input<br>S: A0 to<br>S14: A13 |
| S15 to S24                               | 49 to 40             | A segment off signal is output when power is first applied or<br>when $\overline{\text{RES}}$ is low.<br>These pins are held at the low level in BACKUP mode.<br>The use of these pins as general-purpose output ports can be<br>specified as an option.  | Output | BACKUP<br>A01895                   |                                       |
| COM1<br>COM2                             | 65<br>64             | LCD driver common outputs<br>A 1/2 duty, 1/2 bias drive type is used.<br>The output when power is first applied or when RES is low is<br>identical to the normal operating mode output.<br>These pins are held at the low level in BACKUP mode.   | Output | BACKUP<br>A01896                   |                                       |
| FMIN                                     | 74                   | FM VCO (local oscillator) input<br>The input must be capacitor-coupled.<br>The input frequency range is from 10 to 130 MHz.   |        |                                    |                                       |
| AMIN                                     | 75                   | AM VCO (local oscillator) input<br>The input should be capacitor-coupled.<br>The band supported by this pin can be selected using the PLL<br>instruction.<br>High (2 to 40 MHz) $\rightarrow$ SW<br>Low (0.5 to 10 MHz) $\rightarrow$ LW and MW   | Input  | HOLD or PLL<br>STOP instruction    |                                       |

| Pin             | Pin No.  | Function   | I/O             | Circuit type                           | PROM mode<br>function         |
|-----------------|----------|--|-----------------|--|-------------------------------|
| HCTR            | 70       | Universal counter input<br>The input should be capacitor-coupled.<br>The input frequency range is from 0.4 to 12 MHz.<br>This input can be effectively used for FM IF or AM IF<br>counting.<br>Universal counter input<br>The input should be capacitor-coupled for input frequencies in<br>the range 100 to 150 kHz.<br>Capacitor coupling is not required for input frequencies from | Input           | HOLD or PLL<br>STOP instruction        |                               |
|                 |          | 1 to 20 Hz.<br>This input can be effectively used for AM IF counting.  |                 |  |                               |
| ADI             | 69       | A/D converter input A 1.28 ms period is required for a 6-bit sequential comparison conversion. The full scale input is $((63/96) \cdot V_{DD})$ for a data value of 3FH.   | Input           | ref<br>HOLD or PLL<br>STOP instruction |                               |
| INT             | 66       | Interrupt request input<br>An interrupt is generated when the INTEN flag is set (by an<br>SS instruction) and a falling edge is input.   | Input           | A01899                                 |                               |
| EO1<br>EO2      | 77<br>78 | Reference frequency and programmable divisor phase<br>comparison error outputs<br>Charge pump circuits are built in.<br>EO1 and EO2 are the same.  | Output          |  |                               |
| SNS             | 72       | Input pin used to determine if a power outage has occurred in<br>BACK UP mode<br>This pin can also be used as a normal input port.   | Input           | A01901                                 |                               |
| HOLD            | 67       | Input pin used to force the LC72E32 to HOLD mode<br>The LC72E32 goes to HOLD mode when the HOLDEN flag is<br>set (by an SS instruction) and the HOLD input goes low.<br>A high breakdown voltage circuit is used so that this input can<br>be used in conjunction with the normal power switch.  | Input           | 401901                                 |                               |
| RES             | 68       | System reset input<br>This signal should be held low for 75 ms after power is first<br>applied to effect a power-up reset.<br>The reset starts when a low level has been input for at least<br>six reference clock cycles.   | Input           | A01899                                 |                               |
| XIN<br>XOUT     | 1<br>80  | Crystal oscillator connections<br>(4.5 MHz)<br>A feedback resistor is built in.  | Input<br>Output | XIN<br>XOUT<br>XOUT<br>A01902          |                               |
| TEST1<br>TEST2  | 79<br>2  | LSI test pins. These pins must be connected to $V_{SS}$ .  |                 |  |                               |
| V <sub>DD</sub> | 31, 73   | Power supply + connections. Both pins must be connected.   |                 |  | Programming<br>voltage<br>Vpp |
| V <sub>SS</sub> | 76       | Power supply – connection.   |                 |  |                               |

## Option

| No. | Description                                   | Selections                   |
|-----|---|------------------------------|
| 1   | WDT (watchdog timer) inclusion collection     | WDT included                 |
|     | WDT (watchdog timer) inclusion selection      | No WDT                       |
| 2   | Port A pull-down resistor inclusion selection | Pull-down resistors included |
| 2   | For A pull-down resistor inclusion selection  | No pull-down resistors       |
|     |   | 2.67 µs                      |
| 3   | Cycle time selection                          | 13.33 µs                     |
|     |   | 40.00 µs                     |
| 4   | LCD part/general purpage part collection      | LCD ports                    |
| 4   | LCD port/general-purpose port selection       | General-purpose output ports |

## **Usage Notes**

The LC72P32 is provided for use in early production runs of products designed for the LC7232N. Please keep the following points in mind when using this product.

1. Differences between the LC72P32 and the LC7232N

| Parame   | ter               | LC72P32  |  |   | LC7232N  |  |  |  |  |
|--|-------------------|--|--|---|--|--|--|--|--|
| Operating temperatu                                      | ıre (Topr)        | -30 to +70   | °C   | -40 to +85°                                 | -40 to +85°C   |  |  |  |  |
| Operation immediately<br>following power on              |                   |  |  |   | After the 75 ms power-on reset period, program execution starts with the program counter set to location 0.            |  |  |  |  |
| Input type of the A p<br>immediately followin            |                   | No pull-dow  | n resistors  | Pull-down re<br>option spec                 | esistors are included or not according to the ifications.  |  |  |  |  |
| Output type of the S<br>outputs immediately<br>power on* |                   | LCD ports  |  | purpose ou                                  | These pins function as either LCD ports or general-<br>purpose output ports according to the option<br>specifications. |  |  |  |  |
| Power-down detection voltage<br>(V <sub>DET</sub> )      |                   | Minimum: 3.0 V<br>Typical 3.5 V<br>Maximum: 4.0 V                            |  | Minimum: 2<br>Typical: 3.0<br>Maximum: 3    | V  |  |  |  |  |
|  | I <sub>DD</sub> 2 | Conditions:<br>Typical:  | $V_{DD}$ = 5.0 V, PLL stopped<br>CT = 2.67 µs (HOLD mode, Figure 1)<br>2.7 mA  | Conditions:<br>Typical:                     | $V_{DD}$ 2, PLL stopped<br>CT = 2.67 µs (HOLD mode, Figure 1)<br>1.5 mA  |  |  |  |  |
| Current drain  | I <sub>DD</sub> 3 | Conditions:<br>Typical:  | $V_{DD}$ = 5.0 V, PLL stopped<br>CT = 13.33 µs (HOLD mode, Figure 1)<br>1.7 mA | Conditions:<br>Typical:                     | $V_{DD}$ 2, PLL stopped<br>CT = 13.33 µs (HOLD mode, Figure 1)<br>1.0 mA   |  |  |  |  |
|  | I <sub>DD</sub> 4 | Conditions:<br>Typical:  | $V_{DD}$ = 5.0 V, PLL stopped<br>CT = 40.00 µs (HOLD mode, Figure 1)<br>1.5 mA | Conditions:<br>Typical:                     | $V_{DD}$ 2, PLL stopped<br>CT = 40.00 µs (HOLD mode, Figure 1)<br>0.7 mA   |  |  |  |  |
| The TEST1 and TES  | ST2 pins          | These are LSI test pins and must be connected to $\mathrm{V}_{\mathrm{SS}}.$ |  | These are L connected t                     | SI test pins and must be either left open or o $V_{\mbox{SS}}.$  |  |  |  |  |
| Supply voltage V <sub>DD</sub> 2                         |                   | Conditions: CPU operating<br>Minimum: 4.0 V                                  |  | Conditions: CPU operating<br>Minimum: 3.5 V |  |  |  |  |  |

Note: \* This refers to the option setup time of about 1 ms that occurs following the period of about 75 ms from power application.

#### 2. PLA and options

The LC72P32 uses locations 2000H to 201FH as program memory for PLA pattern specification, and locations 2020H to 2033H for option specification. This option specification allows the LC72P32 to support option setups identical to those available with the LC7232N.

## • LC72P32 Option Types

| Symbol | Option Type                                   | Selections                   |  |  |  |  |
|--------|---|------------------------------|--|--|--|--|
| WDT    | WDT (watchdog timer) inclusion coloction      | WDT included                 |  |  |  |  |
| VVDT   | WDT (watchdog timer) inclusion selection      | No WDT                       |  |  |  |  |
| APPDN  | A part pull down register inclusion selection | Pull-down resistors included |  |  |  |  |
| AFFUN  | A port pull-down resistor inclusion selection | No pull-down resistors       |  |  |  |  |
|        |   | 2.67 µs                      |  |  |  |  |
| CTIM   | Cycle time selection                          | 13.33 µs                     |  |  |  |  |
|        |   | 40.00 µs                     |  |  |  |  |
| LCDP   | LCD part/gaparal purpage part collection      | LCD ports                    |  |  |  |  |
| LCDP   | LCD port/general-purpose port selection       | General-purpose output ports |  |  |  |  |

Note that these options are not determined until the option setting period of about 1 ms, which follows a period of about 75 ms from power application, has passed.

3. Use of the mass-produced unit printed circuit board


When using the printed circuit board for the massed produced end product with the LC72P32, be sure to connect the TEST1 and TEST2 pins to  $V_{SS}$  and be sure to connect both pins 31 and 73 (the  $V_{DD}$  pins) to the plus side of the power supply.

4. PROM address space


| 2033H          | All locations<br>set to "00H" |  |
|----------------|-------------------------------|--|
| 2024H<br>2023H | LCDP                          |  |
| 2023H          | CTIM                          | Option specification area                        |
| 2021H          | APPDN                         |  |
| 2020H          | WDT                           |  |
| 201FH          | PLA2                          |  |
| 2010H          |                               | PLA specification area                           |
| 200FH          | PLA1                          |  |
| 2000H          |                               |  |
| 1FFFH          |                               | Program area<br>8 Kbytes<br>(4 Kwords × 16 bits) |
| 0000H          | L                             |  |

- 5. Notes on ordering ROM when using Sanyo's (for fee) PROM writing service
  - When ordering one-time programmable and mask ROM versions at the same time The customer must provide a PROM to which the mask ROM version program and option data have been written. The customer must also provide ordering forms for both the mask ROM version and one-time programmable version products.
  - When ordering only one-time programmable versions The customer must provide a PROM to which the one-time programmable version program and option data have been written. The customer must also provide ordering forms for the one-time programmable version product.

- 6. Conditions prior to mounting
  - Use the procedure below for mounting unwritten PROM products.



• When Sanyo's (for fee) PROM writing service is used



Note: Due to the structure of microcontrollers with built-in one-time programmable PROM (unwritten PROM products), complete testing prior to shipment is not possible. Thus there are cases where the writing yield may be lower.

#### **Usage Techniques**

1. Writing the built-in PROM

The following two techniques can be used to write the LC72P32's built-in PROM.

• Using a general-purpose EPROM programmer


If a general-purpose EPROM programmer is used, the built-in PROM can be written by using a dedicated writing adapter available from Sanyo (product name: LC72E32 ADAPTER FOR EPROM PROGRAMMER). Note that the 27512 (Vpp = 12.5 V) Intel fast writing method should be used, and the address range should be set to locations 0 to 2033H.

• Using the RE32 in-circuit emulator

If the RE32 in-circuit emulator is used, the built-in PROM can be written by using a dedicated writing adapter available from Sanyo (product name: LC72E32 ADAPTER FOR RE32). Use the PGOTP command to write data to the PROM.

#### 2. Dedicated writing adapter


There are two writing adapters available for use with the LC72P32. These adapters are not interchangeable and each adapter must be used only for its intended purpose.



Note: The two writing adapters have essentially identical external appearances.


General-purpose EPROM programmer adapter: Product name: LC72E32 Adapter for EPROM Programmer Product code: NDK-DC-001-A RE32 in-circuit emulator adapter: Product name: LC72E32 Adapter for RE32 Product code: NDK-DC-003-A

#### **Pin Assignment**



A02017

#### **Block Diagram**



## LC72P32 Instruction Table

Abbreviations:

ADDR: Program memory address [12 bits]

- b: Borrow
- B: Bank number [2 bits]
- C: Carry
- DH: Data memory address high (row address) [2 bits]
- DL: Data memory address low (column address) [4 bits]
- I: Immediate data [4 bits]
- M: Data memory address
- N: Bit position [4 bits]
- Pn: Port number [4 bits]
- r: General register (one of the locations 00 to 0FH in bank 0)
- Rn: Register number [4 bits]
- (): Contents of register or memory
- ( )n: Contents of bit N of register or memory

| Instruction<br>Group     |          | Ope | rand |  | _  |        |    |    |    | M  | achine | code    |          |
|--------------------------|----------|-----|------|--|--|--------|----|----|----|----|--------|---------|----------|
| Instruct<br>Group        | Mnemonic | 1st | 2nd  | Function   | Operation  | D15 14 | 13 | 12 | 11 | 10 | 98     | 7 6 5 4 | 3 2 1 D0 |
|                          | AD       | r   | М    | Add M to r   | $r \leftarrow (r) + (M)$   | 0 1    | 0  | 0  | 0  | 0  | DH     | DL      | Rn       |
|                          | ADS      | r   | М    | Add M to r,<br>then skip if carry                        | $r \leftarrow (r) + (M)$<br>skip if carry  | 0 1    | 0  | 0  | 0  | 1  | DH     | DL      | Rn       |
| suo                      | AC       | r   | М    | Add M to r with carry                                    | $r \leftarrow (r) + (M) + C$   | 0 1    | 0  | 0  | 1  | 0  | DH     | DL      | Rn       |
| Addition instructions    | ACS      | r   | М    | Add M to r with carry,<br>then skip if carry             | $r \leftarrow (r) + (M) + C$ skip if carry   | 0 1    | 0  | 0  | 1  | 1  | DH     | DL      | Rn       |
| Dn ir                    | AI       | М   | Т    | Add I to M   | $M \gets (M) + I$  | 0 1    | 0  | 1  | 0  | 0  | DH     | DL      | I        |
| Additic                  | AIS      | М   | I    | Add I to M,<br>then skip if carry                        | M ← (M) + I<br>skip if carry   | 0 1    | 0  | 1  | 0  | 1  | DH     | DL      | I        |
|                          | AIC      | М   | Т    | Add I to M with carry                                    | $M \gets (M) + I + C$  | 0 1    | 0  | 1  | 1  | 0  | DH     | DL      | I        |
|                          | AICS     | М   | Ι    | Add I to M with carry,<br>then skip if carry             | $M \leftarrow (M) + I + C$ skip if carry   | 0 1    | 0  | 1  | 1  | 1  | DH     | DL      | I        |
|                          | SU       | r   | М    | Subtract M from r  | $r \leftarrow (r) - (M)$   | 0 1    | 1  | 0  | 0  | 0  | DH     | DL      | Rn       |
|                          | SUS      | r   | М    | Subtract M from r,<br>then skip if borrow                | $r \leftarrow (r) - (M)$ skip if borrow  | 0 1    | 1  | 0  | 0  | 1  | DH     | DL      | Rn       |
| s                        | SB       | r   | М    | Subtract M from r with<br>borrow                         | $r \leftarrow (r) - (M) - b$   | 0 1    | 1  | 0  | 1  | 0  | DH     | DL      | Rn       |
| Subtraction instructions | SBS      | r   | М    | Subtract M from r with<br>borrow,<br>then skip if borrow | $r \leftarrow (r) - (M) - b$ skip if borrow  | 0 1    | 1  | 0  | 1  | 1  | DH     | DL      | Rn       |
| tion                     | SI       | М   | I    | Subtract I from M  | $M \leftarrow (M) - I$   | 0 1    | 1  | 1  | 0  | 0  | DH     | DL      | I        |
| ubtract                  | SIS      | М   | I    | Subtract I from M,<br>then skip if borrow                | M ← (M) − I<br>skip if borrow  | 0 1    | 1  | 1  | 0  | 1  | DH     | DL      | I        |
|                          | SIB      | М   | Ι    | Subtract I from M with<br>borrow                         | $M \gets (M) - I - b$  | 0 1    | 1  | 1  | 1  | 0  | DH     | DL      | I        |
|                          | SIBS     | М   | I    | Subtract I from M with<br>borrow,<br>then skip if borrow | $M \leftarrow (M) - I - b$ skip if borrow  | 0 1    | 1  | 1  | 1  | 1  | DH     | DL      | I        |
| sus                      | SEQ      | r   | М    | Skip if r equals M                                       | r – M<br>skip if zero  | 0 0    | 0  | 0  | 0  | 1  | DH     | DL      | Rn       |
| Comparison instructions  | SGE      | r   | М    | Skip if r is greater<br>than or equal to M               | r - M<br>skip if not borrow<br>$(r) \ge (M)$                                       | 0 0    | 0  | 0  | 1  | 1  | DH     | DL      | Rn       |
| parison                  | SEQI     | М   | I    | Skip if M equal to I                                     | M – I<br>skip if zero  | 0 0    | 1  | 1  | 0  | 1  | DH     | DL      | I        |
| Com                      | SGEI     | М   | I    | Skip if M is greater<br>than or equal to I               | $ \begin{array}{l} M - I \\ skip \text{ if not borrow} \\ (M) \geq I \end{array} $ | 0 0    | 1  | 1  | 1  | 1  | DH     | DL      | I        |

| lction<br>P                           |          | Ope | rand |  |  |                        |     |    |    |    | N  | lachine | code          |          |
|---------------------------------------|----------|-----|------|--|--|------------------------|-----|----|----|----|----|---------|---------------|----------|
| Instruction<br>Group                  | Mnemonic | 1st | 2nd  | Function   | Operation  | D15                    | 514 | 13 | 12 | 11 | 10 | 98      | 7654          | 3 2 1 D0 |
| ation                                 | AND      | м   | I    | AND I with M   | M ← (M) ∧ I  | 0                      | 0   | 1  | 1  | 0  | 0  | DH      | DL            | I        |
| Logical operation<br>instructions     | OR       | м   | I    | OR I with M  | $M \gets (M) \lor I$   | 0                      | 0   | 1  | 1  | 1  | 0  | DH      | DL            | I        |
| Logic:<br>instru                      | EXL      | r   | м    | Exclusive OR M with r  | $r \gets (r) \oplus (M)$   | 0                      | 0   | 1  | 0  | 0  | 0  | DH      | DL            | Rn       |
|                                       | LD       | r   | М    | Load M to r  | r ← (M)  | 1                      | 0   | 0  | 0  | 0  | 0  | DH      | DL            | Rn       |
|                                       | ST       | М   | r    | Store r to M   | $M \leftarrow (r)$   | 1                      | 0   | 0  | 0  | 0  | 1  | DH      | DL            | Rn       |
| ctions                                | MVRD     | r   | м    | Move M to destination<br>M referring to r in<br>the same row | [DH, Rn] ← (M)   | 1                      | 0   | 0  | 0  | 1  | 0  | DH      | DL            | Rn       |
| Transfer instructions                 | MVRS     | м   | r    | Move source M<br>referring to r to M in<br>the same row      | $M \gets [DH, Rn]$   | 1                      | 0   | 0  | 0  | 1  | 1  | DH      | DL            | Rn       |
| Tran                                  | MVSR     | M1  | M2   | Move M to M in the same row                                  | [DH, DL1] ← [DH, DL2]  | 1                      | 0   | 0  | 1  | 0  | 0  | DH      | DL1           | DL2      |
|                                       | MVI      | М   | Ι    | Move I to M  | $M \gets I$  | 1                      | 0   | 0  | 1  | 0  | 1  | DH      | DL            | I        |
|                                       | PLL      | м   | r    | Load M to PLL<br>registers                                   | $PLL \ r \gets PLL \ DATA$   | 1                      | 0   | 0  | 1  | 1  | 0  | DH      | DL            | Rn       |
| t<br>tions                            | тмт      | М   | N    | Test M bits, then skip<br>if all bits specified<br>are true  | if M (N) = all "1",<br>then skip   | 1                      | 0   | 1  | 0  | 0  | 1  | DH      | DL            | N        |
| Bit test<br>instructions              | TMF      | м   | N    | Test M bits, then skip<br>if all bits specified<br>are false | if M (N) = all "0",<br>then skip   | 1                      | 0   | 1  | 0  | 1  | 1  | DH      | DL            | N        |
| ne                                    | JMP      | AD  | DR   | Jump to the address  | $PC \gets ADDR$  | 1 0 1 1 ADDR (12 bits) |     |    |    |    |    |         | )             |          |
| Jump and subroutine call instructions | CAL      | AD  | DR   | Call subroutine  | $\begin{array}{l} PC \leftarrow ADDR \\ Stack \leftarrow (PC) + I \end{array}$ | 1                      | 1   | 0  | 0  |    |    | 1       | ADDR (12 bits | )        |
| inst                                  | RT       |     |      | Return from subroutine                                       | $PC \gets Stack$   | 1                      | 1   | 0  | 1  | 0  | 1  | 0 0     | 0 0 0 0       | 0 0 0 0  |
| Jun<br>call                           | RTI      |     |      | Return from interrupt  | $PC \gets Stack$   | 1                      | 1   | 0  | 1  | 0  | 1  | 0 1     | 0 0 0 0       | 0 0 0 0  |
| F/F test<br>instructions              | ттм      | N   |      | Test timer F/F<br>then skip if it has<br>not been set        | if timer F/F = "0",<br>then skip   | 1                      | 1   | 0  | 1  | 0  | 1  | 1 0     | 0000          | N        |
| F/F test<br>instructio                | TUL      | N   |      | Test unlock F/F<br>then skip if it has<br>not been set       | if UL F/F = "0",<br>then skip  | 1                      | 1   | 0  | 1  | 0  | 1  | 1 1     | 0000          | N        |
| ctions                                | SS       | N   |      | Set status register  | (Status register 1) $N \leftarrow 1$   | 1                      | 1   | 0  | 1  | 1  | 1  | 0 0     | 0 0 0 0       | N        |
| ır instru                             | RS       | N   |      | Reset status register  | (Status register 1) $N \leftarrow 0$   | 1                      | 1   | 0  | 1  | 1  | 1  | 0 1     | 0 0 0 0       | N        |
| Status register instructi             | тѕт      | N   |      | Test status register true                                    | if (Status register 2) N =<br>all "1", then skip                               | 1                      | 1   | 0  | 1  | 1  | 1  | 1 0     | 0 0 0 0       | N        |
|                                       | TSF      | N   |      | Test status register false                                   | if (Status register 2) N = all "0", then skip                                  | 1                      | 1   | 0  | 1  | 1  | 1  | 1 1     | 0 0 0 0       | N        |
| Bank switching instructions           | BANK     | В   |      | Select bank  | BANK ← B   | 1                      | 1   | 0  | 1  | 0  | 0  | В       | 0000          | 0000     |

| Instruction<br>Group              | Mnemonic | Operand |     |   |   | Machine code |              |   |   |           |   |   |   |         |     |     |       |       |    |  |
|-----------------------------------|----------|---------|-----|---|---|--------------|--------------|---|---|-----------|---|---|---|---------|-----|-----|-------|-------|----|--|
|                                   |          | 1st     | 2nd | Function  | Operation                               |              | D15 14 13 12 |   |   | 11 10 9 8 |   |   | 8 | 7 6 5 4 |     |     | 3 3   | 2 1   | D0 |  |
| I/O instructions                  | LCD      | М       | I   | Output segment pattern to LCD digit direct                      | $LCD\;(DIGIT) \gets M$                  | 1            | 1            | 1 | 0 | 0         | 0 | D | н | DL      |     |     |       | DIGIT |    |  |
|                                   | LCP      | М       | I   | Output segment pattern to LCD digit through PLA                 | $LCD\;(DIGIT) \gets PLA \gets M$        | 1            | 1            | 1 | 0 | 0         | 1 | D | н | DL      |     |     | DIGIT |       |    |  |
|                                   | IN       | М       | Р   | Input port data to M  | $M \gets (Port\ (P))$                   | 1            | 1            | 1 | 0 | 1         | 0 | D | Н | DL      |     |     |       | Р     |    |  |
|                                   | OUT      | М       | Р   | Output contents of M to port                                    | $(Port (P)) \leftarrow M$               | 1            | 1            | 1 | 0 | 1         | 1 | D | Н |         | DL  |     |       | Р     |    |  |
|                                   | SPB      | Р       | Ν   | Set port bits   | (Port (P)) N ← 1                        | 1            | 1            | 1 | 1 | 0         | 0 | 0 | 0 |         | Ρ   |     |       | Ν     |    |  |
|                                   | RPB      | Р       | Ν   | Reset port bits   | (Port (P)) N ← 0                        | 1            | 1            | 1 | 1 | 0         | 1 | 0 | 1 |         | Р   |     |       | N     |    |  |
|                                   | ТРТ      | Ρ       | N   | Test port bits,<br>then skip if all bits<br>specified are true  | if (Port (P)) N = all "1",<br>then skip | 1            | 1            | 1 | 1 | 1         | 0 | 1 | 0 | Р       |     |     |       | N     |    |  |
|                                   | TPF      | Ρ       | N   | Test port bits,<br>then skip if all bits<br>specified are false | if (Port (P)) N = all "0",<br>then skip | 1            | 1            | 1 | 1 | 1         | 1 | 1 | 1 |         | Ρ   |     |       | Ν     |    |  |
| Universal counter<br>instructions | UCS      | Ι       |     | Set I to UCCW1  | UCCW1 ← I                               | 0            | 0            | 0 | 0 | 0         | 0 | 0 | 1 | 0       | 0 ( | 0 0 |       | I     |    |  |
|                                   | UCC      | I       |     | Set I to UCCW2  | UCCW2 ← I                               | 0            | 0            | 0 | 0 | 0         | 0 | 1 | 1 | 0       | 0 ( | 0 0 |       | I     |    |  |
| Other<br>instructions             | FPC      | Ν       |     | F port I/O control  | $FPC \; latch \gets N$                  | 0            | 0            | 0 | 1 | 0         | 0 | 0 | 0 | 0       | 0 ( | 0 0 |       | Ν     |    |  |
|                                   | CKSTP    |         |     | Clock stop  | Stop clock if $\overline{HOLD} = 0$     | 0            | 0            | 0 | 1 | 0         | 0 | 0 | 1 | 0       | 0 ( | 0 0 | 0     | 0 0   | 0  |  |
|                                   | DAC      | Ι       |     | Load M to D/A registers   | $DAreg \gets DAC \ DATA$                | 0            | 0            | 0 | 0 | 0         | 0 | 1 | 0 | 0       | 0 ( | 0 0 |       | Ι     |    |  |
|                                   | NOP      |         |     | No operation  |   | 0            | 0            | 0 | 0 | 0         | 0 | 0 | 0 | 0       | 0 ( | 0 0 | 0     | 0 0   | 0  |  |

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.