

# **Preliminary Specifications**

# SST 29LE020 3.0V-only 2 Megabit Page Mode EEPROM

**June 1997** 



### **Preliminary Specifications**

#### Features:

Single 3.0-Volt Read and Write Operations CMOS SuperFlash EEPROM Technology

Endurance: 100,000 Cycles (typical) Greater than 100 years Data Retention

**Low Power Consumption:** 

Active Current: 10 mA (typical) Standby Current: 10 µA (typical)

**Fast Page-Write Operation** 

128 Bytes per Page, 2048 Pages

Page-Write Cycle: 5 ms (typical)
Complete Memory Rewrite: 10 sec (typical)
Effective Byte-write Cycle Time: 39 µs (typical)

Fast Access Time: 200 and 250 ns

Latched Address and Data
Automatic Write Timing with Internal
V<sub>pp</sub> Generation
End of Write Detection

Toggle Bit Data# Polling

Hardware and Software Data Protection
TTL I/O Compatibility
JEDEC Standard Byte-wide EEPROM Pinouts

JEDEC Standard Byte-wide EEPROM Pinout: Packages Available

32-Pin TSOP 32-Lead PLCC 32 Pin Plastic DIP

### **Product Description**

The 29LE020 is a 256K x 8 CMOS page mode EEPROM manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split gate cell design and thick oxide tunneling injector attain better reliability and manufacturabity compared with alternate approaches. The 29LE020 writes with a 3.0-volt-only power supply. (½c: 3.0V to 3.6V) Internal erase/program is transparent to the user. The 29LE020 conforms to JEDEC standard pinouts for byte-wide memories.

Featuring high performance page write, the 29LE020 provides a typical byte-write time of 39  $\mu$ sec. The entire memory, i.e., 256K bytes, can be written page by page in as little as 10 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of a write cycle. To protect against inadvertent write, the 29LE020 has on-chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the 29LE020 is offered with a guaranteed page-write endurance of  $10^4$  or  $10^3$  cycles. Data retention is rated at greater than 100 years.

The 29LE020 is suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, the 29LE020 significantly improves performance and reliability, while lowering power consumption, when compared with 5volt EEPROM or EPROM approaches. The 29LE020

improves flexibility while lowering the cost for pogram, data, and configuration storage applica-tions.

To meet high density, surface mount requiements, the 29LE020 is offered in 32-pin TSOP and 32-lead PLCC packages. A 600-mil, 32-pin PDIP package is also available. See Figures 2A and 2B for pinouts.

#### **Device Operation**

The SST page mode EEPROM offers in-circuit electrical write capability. The 29LE020 does not require separate erase and program operations. The internally timed write cycle executes both erase and program transparently to the user. The 29LE020 has industry standard optional Software Data Protection, which SST recommends always to be enabled. The 29LE020 is compatible with industry standard EEPROM pinouts and functionality.

#### Read

The read operation of the 29LE020 is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the read cycle timing diagram for further details (Figure 3).

#### Write

The page write to the SST29LE020 should always use the JEDEC Standard Software Data Protection (SDP) 3-byte command sequence. The 29LE020

### **Preliminary Specifications**

# SST 29LE020 3.0V-only 2 Megabit Page Mode EEPROM



contains the optional JEDEC approved Software Data Protection scheme. SST recommends that SDP always be enabled, thus, the description of the write operations will be given using the SDP enabled format. The 3-byte SDP Enable and SDP Write commands are identical; ther efore, any time a SDP Write command is issued, software data protection is automatically a ssured. The first time the 3-byte SDP command is given, the device becomes SDP enabled. Subæquent issuance of the same command bypasses the data protection for the page being written. At the end of the desired page write, the entire device remains protected. For additional descriptions, please see the application notes on "The Proper Use of JEDEC Standard Software Data Protection" and "Protecting Against Unintentional Writes When Using Single Power Supply Flash Memories" in this data book.

The write operation consists of three steps. Step 1 is the three byte load sequence for Software Data Protection. Step 2 is the byte-load cycle to a page buffer of the 29LE020. Steps 1 and 2 use the same timing for both operations. Step 3 is an internally controlled write cycle for writing the data loaded in the page buffer into the memory array for nonvolatile storage. During both the SDP 3-byte load sequence and the byte-load cycle, the addresses are latched by the falling edge of either CE# or WE#, whichever occurs last. The data is latched by the rising edge of either CE# or WE#, whichever occurs first. The internal write cycle is initiated by the T<sub>BLCO</sub> timer after the rising edge of WE# or CE#, whichever occurs first. The write cycle, once initiated, will continue to completion, typically within 5 ms. See Figures 4 and 5 for WE# and CE# controlled page write cycle timing diagrams and Figures 14 and 16 for flowcharts.

The write operation has three functional cycles: the Software Data Protection load sequence, the page load cycle, and the internal write cycle. The Software Data Protection consists of a specific three byte load sequence that allows writing to the selected page and will leave the 29LE020 potected at the end of the page write. The page load cycle consists of loading 1 to 128 bytes of data into the page buffer. The internal write cycle consists of the T<sub>BLCO</sub> timeout and the write timer operation. During the write operation, the only valid reads are Data# Polling and Toggle Bit.

The page-write operation allows the loading of up to 128 bytes of data into the page buffer of the 29LE020 before the initiation of the internal write cycle. During the internal write cycle, all the data in the page buffer is written simultaneously into the memory array. Hence, the page-write feature of 29LE020 allows the entire memory to be written in as little as 10 seconds. During the internal write cycle, the host is free to perform additional tasks, such as to fetch data from other locations in the system to set up the write to the next page. In each page-write operation, all the bytes that are loaded into the page buffer must have the same page address, i.e. A through A<sub>16</sub>. Any byte not loaded with user data will be written to FF.

See Figures 4 and 5 for the page-write cycle tining diagrams. If after the completion of the 3-byte SDP load sequence or the initial byte-load cycle, the host loads a second byte into the page buffer within a byte-load cycle time (T<sub>BLC</sub>) of 100 µs, the 29LE020 will stay in the page load cycle. Additional bytes are then loaded consecutively. The page load cycle will be terminated if no additional byte is loaded into the page buffer within 200 µs (T<sub>BLCO</sub>) from the last byteload cycle, i.e., no subsequent WE# or CE# high-tolow transition after the last rising edge of WE# or CE#. Data in the page buffer can be changed by a subsequent byte-load cycle. The page load period can continue indefinitely, as long as the host continues to load the device within the byte-load cycle time of 100 µs. The page to be loaded is determined by the page address of the last byte loaded.

### **Software Chip-Erase**

The 29LE020 provides a chip-erase operation, which allows the user to simultaneously clear the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Software Chip-Erase operation is initiated by using a specific six byte-load sequence. After the load sequence, the device enters into an internally timed cycle similar to the write cycle. During the erase operation, the only valid read is Toggle Bit. See Table 4 for the load sequence, Figure 9 for timing diagram, and Figure 18 for the flowchart.

#### **Write Operation Status Detection**

The 29LE020 provides two software means to deect the completion of a write cycle, in order to optimize



### **Preliminary Specifications**

the system write cycle time. The software detection includes two status bits: Data# Polling (DQ) and Toggle Bit (DQ $_6$ ). The end of write detection mode is enabled after the rising WE# or CE# whichever occurs first, which initiates the internal write cycle.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simulaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the write cycle, otherwise the rejection is valid.

### Data# Polling (DQ<sub>7</sub>)

When the 29LE020 is in the internal write cycle, any attempt to read DQ $_7$  of the last byte loaded during the byte-load cycle will receive the complement of the true data. Once the write cycle is completed, DQ $_7$  will show true data. The device is then ready for the next operation. See Figure 6 for Data# Polling timing diagram and Figure 15 for a flowchart.

### Toggle Bit (DQ<sub>6</sub>)

During the internal write cycle, any consecutive attempts to read  $DQ_6$  will produce alternating 0's and 1's, i.e., toggling between 0 and 1. When the write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 7 for Toggle Bit timing diagram and Figure 15 for a flowchart. The initial read of the Toggle Bit will typically be a "1".

#### **Data Protection**

The 29LE020 provides both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 $\underline{V}_{CC}$  Power Up/Down Detection The write operation is inhibited when  $V_{CC}$  is less than 2.5V.

Write Inhibit Mode Forcing OE# low, CE# high, or WE# high will inhibit the write operation. This pe-

vents inadvertent writes during power-up or power-down.

### **Software Data Protection (SDP)**

The 29LE020 provides the JEDEC approved  $\phi$ -tional software data protection scheme for all data alteration operations, i.e., write and chip erase. With this scheme, any write operation requires the inclusion of a series of three byte-load operations to precede the data loading operation. The three byte-load sequence is used to initiate the write cycle, providing optimal protection from inadvertent write operations, e.g., during the system power-up or power-down. The 29LE020 is shipped with the software data protection disabled.

The software protection scheme can be enabled by applying a three-byte sequence to the device, during a page-load cycle (Figures 4 and 5). The device will then be automatically set into the data protect mode. Any subsequent write operation will require the preceding three-byte sequence. See Table 4 for the specific software command codes and Figures 4 and 5 for the timing diagrams. To set the device into the unprotected mode, a six-byte sequence is required. See Table 4 for the specific codes and Figure 8 for the timing diagram. If a write is attempted while SDP is enabled the device will be in a non-accessible state for  $\sim 300~\mu s$ . SST recommends Software Data Protection always be enabled. See Figure 16 for flowcharts.

The 29LE020 Software Data Protection is a global command, protecting (or unprotecting) all pages in the entire memory array once enabled (or disabled). Therefore using SDP for a single page write will enable SDP for the entire array. Single pages by themselves cannot be SDP enabled or disabled.

Single power supply reprogrammable nonvolatile memories may be unintentionally altered. SST



strongly recommends that Software Data Protection (SDP) always be enabled. The 29LE020 should be programmed using the SDP command sequence. SST recommends the SDP Disable Command Sequence not be issued to the device prior to witing.

Please refer to the following Application Notes ocated at the back of this databook for more information on using SDP:

- Protecting Against Unintentional Writes When Using Single Power Supply Flash Memories
- The Proper Use of JEDEC Standard Software Data Protection

#### **Product Identification**

The product identification mode identifies the device as the 29LE020 and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by a programmer to identify the correct algorithm for the 29LE020. Users may wish to use the software product identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for

software operation, Figure 10 for the software ID entry and read timing diagram and Figure 17 for the ID entry command sequence flowchart. The manufacturer and device codes are the same for both operations.

Table 1: Product Identification Table

	Byte	Data
Manufacturers Code	0000 H	BF H
Device Code	0001 H	12 H

### **Product Identification Mode Exit**

In order to return to the standard read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Software ID Exit (reset) operation, which returns the device to the read operation. The reset operation may also be used to reset the device to the read mode after an inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. See Table 4 for software command codes, Figure 11 for timing wavefrom and Figure 17 for a flowchart.




Figure 1: Functional Block Diagram of SST 29LE020




Figure 2A: Pin Assignments for 32-pin TSOP Pac kages




Figure 2B: Pin Assignments for 32-pin Plastic DIPs and 32-lead PLCCs

### **Preliminary Specifications**

# SST 29LE020 3.0V-only 2 Megabit Page Mode EEPROM



**Table 2:** Pin Description

Symbol	Pin Name	Functions
A <sub>17</sub> -A <sub>7</sub>	Row Address Inputs	To provide memory addresses. Row addresses define a page for a write cycle.
$A_6-A_0$	Column Address Inputs	Column Addresses are toggled to load page data.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the write operations
Vcc	Power Supply	To provide 3.3-volt supply (± 0.3V)
Vss	Ground	
NC	No Connection	Unconnected pins.

**Table 3: Operation Modes Selection** 

Mode	CE#	OE#	WE#	DQ	Address
Read	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Page Write	$V_{IL}$	$V_{IH}$	$V_{IL}$	D <sub>IN</sub>	A <sub>IN</sub>
Standby	$V_{IH}$	X	X	High Z	X
Write Inhibit	Χ	$V_{IL}$	X	High Z/ D <sub>OUT</sub>	X
Write Inhibit	Χ	X	$V_{IH}$	High Z/ D <sub>OUT</sub>	X
Software Chip Erase	$V_{IL}$	$V_{IH}$	$V_{IL}$	D <sub>IN</sub>	A <sub>IN</sub> , See Table 4
Product Identification					
Hardware Mode	$V_{IL}$	$V_{IL}$	$V_{IH}$	Manufacturer Code (BF)	$A_{17} - A_1 = V_{IL}, A_9 = V_H, A_0 = V_{IL}$
				Device Code (12)	$A_{17} - A_1 = V_{IL}, A_9 = V_H, A_0 = V_{IH}$
Software Mode	$V_{IL}$	$V_{IH}$	$V_{IL}$		See Table 4
SDP Enable Mode	$V_{IL}$	$V_{IH}$	$V_{IL}$		See Table 4
SDP Disable Mode	$V_{IL}$	$V_{IH}$	V <sub>IL</sub>		See Table 4



### **Preliminary Specifications**

#### Table 4: Software Command Codes

Command Sequence	1st B Write C		2nd E Write C		3rd B Write C		4th B Write C		5th B Write C		6th B Write C	
	Addr <sup>(1)</sup>	Data										
Software Data Protect Enable & Page Write	5555H	AAH	2AAAH	55H	5555H	A0H	Addr <sup>(2)</sup>	Data				
Software Data Protect Disable	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	20H
Software Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						
Alternate Software ID Entry <sup>(3)</sup>	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	60H

Notes:  $^{(1)}$  Address format  $A_{14}$ - $A_0$  (Hex), Address  $A_{15}$  is a "Don't Care".

### **Notes for Software Product ID Command Code:**

- 1. With  $A_{14}$ - $A_1$ =0; SST Manufacturer Code = BFH, is read with  $A_0$  = 0, 29LE020 Device Code = 12H, is read with  $A_0$  = 1.
- 2. The device does not remain in Software Product ID Mode if powered down.
- 3. This product supports both the JEDEC standard 3 byte command code sequence and SST's original 6 byte command code sequence. For new designs, SST recommends that the 3 byte command code sequence be used.

<sup>&</sup>lt;sup>(2)</sup> Page Write consists of loading up to 128 bytes ( $A - A_0$ ).

<sup>(3)</sup> Alternate 6 byte Software Product ID Command Code

<sup>(3)</sup> The software chip erase function is not supported by the industrial temperature part. Please contact SST, if you require this function for an industrial temperature part.

### **Preliminary Specifications**

# SST 29LE020 3.0V-only 2 Megabit Page Mode EEPROM



Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and furtional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conidons may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to $V_{CC}$ + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to $V_{CC}$ + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	-0.5V to 14.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>1)</sup>	100 mA

**Note:** (1) Outputs shorted for no more than one second. No more than one output shorted at a time.

### **Operating Range**

Range	Ambient Temp	V <sub>CC</sub>
Commercial	0 °C to +70 °C	3.0V to 3.6V
Industrial	-40 °C to +85 °C	3.0V to 3.6V

### **AC Conditions of Test**

Input Rise/Fall Time	10 ns
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF
See Figures 12 and 13	

Table 5: DC Operating Characteristics

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>CC</sub>	Power Supply Current				CE#=OE#=V <sub>IL</sub> ,WE#=V <sub>IH</sub> , all I/Os open,
	Read		12	mA	Address input = $V_{IL}/V_{IH}$ , at f=1/ $T_{RC}$ Min., $V_{CC}=V_{CC}$ Max
	Write		15	mA	$CE\#=WE\#=V_{IL}$ , $OE\#=V_{IH}$ , $V_{CC}=V_{CC}$ Max.
I <sub>SB1</sub>	Standby V <sub>CC</sub> Current (TTL input)		1	mA	CE#=OE#=WE#=V <sub>IH</sub> , V <sub>CC</sub> =V <sub>CC</sub> Max.
I <sub>SB2</sub>	Standby V <sub>CC</sub> Current (CMOS input)		15	μΑ	CE#=OE#=WE#= $V_{CC}$ -0.3V. $V_{CC} = V_{CC}$ Max.
ILI	Input Leakage Current		1	μΑ	$V_{IN}$ =GND to $V_{CC}$ , $V_{CC}$ = $V_{CC}$ Max.
I <sub>LO</sub>	Output Leakage Current		10	μΑ	$V_{OUT}$ =GND to $V_{CC}$ , $V_{CC}$ = $V_{CC}$ Max.
V <sub>IL</sub>	Input Low Voltage		0.8	V	$V_{CC} = V_{CC} Max.$
$V_{IH}$	Input High Voltage	2.0		V	$V_{CC} = V_{CC}$ Max.
$V_{OL}$	Output Low Voltage		0.4	V	$I_{OL} = 100 \mu\text{A},  V_{CC} = V_{CC}  \text{Min}.$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -100 \mu\text{A},  V_{CC} = V_{CC}  \text{Min}.$
$V_{H}$	Supervoltage for A <sub>9</sub>	11.6	12.4	V	$CE\# = OE\# = V_{IL}, WE\# = V_{IH}$
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub>		200	μΑ	$CE\# = OE\# = V_{IL}, WE\# = V_{IH},$ $A_9 = V_H Max.$



### **Preliminary Specifications**

Table 6: Power-up Timings

Symbol	Parameter	Maximum	Units
T <sub>PU-READ</sub> (1)	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> (1)	Power-up to Write Operation	5	ms

**Table 7:** Capacitance (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>(1)</sup>	I/O Pin Capacitance	V <sub>I/O</sub> = 0V	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	$V_{IN} = 0v$	6 pF

**Note:** (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 8: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub>	Endurance	1,000 & 10,000 <sup>(2)</sup>	Cycles	MIL-STD-883, Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100	Years	MIL-STD-883, Method 1008
V <sub>ZAP_HBM</sub> <sup>(1)</sup>	ESD Susceptibility Human Body Model	1000	Volts	JEDEC Standard A114
$V_{ZAP\_MM}^{(1)}$	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100	mA	JEDEC Standard 17

**Note:** (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>&</sup>lt;sup>(2)</sup>See Ordering Information for desired type.

### **Preliminary Specifications**

# SST 29LE020 3.0V-only 2 Megabit Page Mode EEPROM



#### **AC Characteristics**

Table 9: Read Cycle Timing Parameters

		29LE0	29LE020-200		29LE020-250		
Symbol	Parameter	Min	Max	Min	Max	Units	
$T_RC$	Read Cycle time	200		250		ns	
T <sub>CE</sub>	Chip Enable Access Time		200		250	ns	
T <sub>AA</sub>	Address Access Time		200		250	ns	
T <sub>OE</sub>	Output Enable Access Time		100		120	ns	
T <sub>CLZ</sub> <sup>(1)</sup>	CE# Low to Active Output	0		0		ns	
T <sub>OLZ</sub> <sup>(1)</sup>	OE# Low to Active Output	0		0		ns	
T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		50		50	ns	
T <sub>OHZ</sub> <sup>(1)</sup>	OE# High to High-Z Output		50		50	ns	
T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address	0		0		ns	
	Change						

**Table 10: Page-Write Cycle Timing Parameters** 

Symbol	Parameter	Min	Max	Units
T <sub>WC</sub>	Write Cycle (erase and program)		10	ms
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	50		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	0		ns
T <sub>CP</sub>	CE# Pulse Width	70		ns
T <sub>WP</sub>	WE# Pulse Width	70		ns
T <sub>DS</sub>	Data Setup Time	35		ns
T <sub>DH</sub>	Data Hold Time	0		ns
T <sub>BLC</sub> <sup>(1)</sup>	Byte Load Cycle Time	0.05	100	μs
T <sub>BLCO</sub> <sup>(1)</sup>	Byte Load Cycle Time	200		μs
$T_IDA$	Software ID Access and Exit Time		10	μs
T <sub>SCE</sub>	Software Chip Erase		20	ms

**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.






Figure 3: Read Cycle Timing Diagram




Figure 4: WE# Controlled Page Write Cycle Timing Diagram






Figure 5: CE# Controlled Page Write Cycle Timing Diagram





Figure 6: Data# Polling Timing Diagram

Figure 7:



Toggle Bit Timing Diagram




Figure 8: Software Data Protect Disable Timing Diagram






Figure 9: Software Chip Erase Timing Diagram




Figure 10: Software ID Entry and Read







Figure 11: **Software ID Exit and Reset** 





AC test inputs are driven at  $V_{OH}$  (2.4  $V_{TTL}$ ) for a logic "1" and  $V_{OL}$  (0.4  $V_{TTL}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_H$  (2.0  $V_{TTL}$ ) and  $V_{IL}$  (0.8  $V_{TTL}$ ). Inputs rise and fall times (10%  $\leftrightarrow$  90%) are <10 ns.

Figure 12: AC Input/Output Reference Waveforms




Figure 13: Test Load Example




Figure 14: Write Algorithm






Figure 15: Wait Options




Figure 16: Software Data Protection Flowcharts






Figure 17: Software Product Command Flowcharts





Figure 18: Software Chip Erase Command Codes



### **Product Ordering Information**





### **Preliminary Specifications**

### **Valid combinations**

SST29LE020-200-4C- EH SST29LE020-200-4C- NH SST29LE020-200-4C- PH SST29LE020-250-4C- EH SST29LE020-250-4C- NH SST29LE020-250-4C- PH

SST29LE020-200-4I-EH SST29LE020-200-4I-NH

SST29LE020-250-4I-EH SST29LE020-250-4I-NH SST29LE020-250-4C-U1

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

The software chip erase function is not supported by the indu strial temperature part. Note:

Please contact SST, if you require this function for an industrial temperature part.