
HB56A841BR Series, HB56A441BR Series

8,388,608-word \times 40-bit High Density Dynamic RAM Module
4,194,304-word \times 40-bit High Density Dynamic RAM Module

HITACHI

ADE-203-731A (Z)

Rev.1.0

Feb. 20, 1997

Description

The HB56A841BR is a 8M \times 40 dynamic RAM module, mounted 20 pieces of 16-Mbit DRAM (HM5117400) sealed in SOJ package. The HB56A441BR is a 4M \times 40 dynamic RAM module, mounted 10 pieces of 16-Mbit DRAM (HM5117400) sealed in SOJ package. An outline of the HB56A841BR, HB56A441BR is 72-pin single in-line package. Therefore, the HB56A841BR, HB56A441BR make high density mounting possible without surface mount technology. The HB56A841BR, HB56A441BR provide common data inputs and outputs. Decoupling capacitors are mounted on the module board.

Features

- 72-pin single in-line package
 - Outline: 107.95 mm (Length) \times 25.40 mm (Height) \times 9.14/5.28 mm (Thickness)
 - Lead pitch: 1.27 mm
- Single 5 V ($\pm 5\%$) supply
- High speed
 - Access time: $t_{RAC} = 50/60/70$ ns (max)
- Low power dissipation
 - Active mode: 5.52/4.99/4.46 W (max) (HB56A841BR Series)
5.25/4.73/4.20 W (max) (HB56A441BR Series)
 - Standby mode (TTL): 210 mW (max) (HB56A841BR Series)
(TTL): 105 mW (max) (HB56A441BR Series)
(CMOS): 105 mW (max) (HB56A841BR Series)
(CMOS): 52.5 mW (max) (HB56A441BR Series)
- Fast page mode capability
- Refresh period
 - 2048 refresh cycles: 32 ms


HB56A841BR Series, HB56A441BR Series

- 3 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
- TTL compatible

Ordering Information

Type No.	Access time	Package	Contact pad
HB56A841BR-5	50 ns	72-pin SIP socket type	Gold
HB56A841BR-6	60 ns		
HB56A841BR-7	70 ns		
HB56A441BR-5	50 ns		
HB56A441BR-6	60 ns		
HB56A441BR-7	70 ns		

Pin Arrangement



Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	V _{SS}	19	\overline{OE}	37	DQ19	55	DQ28
2	DQ0	20	DQ8	38	DQ20	56	DQ29
3	DQ1	21	DQ9	39	V _{SS}	57	DQ30
4	DQ2	22	DQ10	40	$\overline{CAS0}$	58	DQ31
5	DQ3	23	DQ11	41	A10	59	V _{CC}
6	DQ4	24	DQ12	42	NC	60	DQ32
7	DQ5	25	DQ13	43	$\overline{CAS1}$ (NC) ^{*1}	61	DQ33
8	DQ6	26	DQ14	44	$\overline{RAS0}$	62	DQ34
9	DQ7	27	DQ15	45	$\overline{RAS1}$ (NC) ^{*2}	63	DQ35
10	V _{CC}	28	A7	46	DQ21	64	DQ36
11	PD4	29	DQ16	47	\overline{WE}	65	DQ37
12	A0	30	V _{CC}	48	× 40 (V _{SS})	66	DQ38
13	A1	31	A8	49	DQ22	67	PD0
14	A2	32	A9	50	DQ23	68	PD1
15	A3	33	NC	51	DQ24	69	PD2
16	A4	34	NC	52	DQ25	70	PD3
17	A5	35	DQ17	53	DQ26	71	DQ39
18	A6	36	DQ18	54	DQ27	72	V _{SS}

Notes: 1. $\overline{CAS1}$: HB56A841BR, NC: HB56A441BR

2. $\overline{RAS1}$: HB56A841BR, NC: HB56A441BR

HB56A841BR Series, HB56A441BR Series

Pin Description

Pin name	Function
A0 to A10	Address inputs: — Row address: A0 to A10 — Column address: A0 to A10 — Refresh address: A0 to A10
DQ0 to DQ39	Data-in/Data-out
$\overline{\text{CAS0}}$, $\overline{\text{CAS1}}$	Column address strobe
$\overline{\text{RAS0}}$, $\overline{\text{RAS1}}$	Row address strobe
$\overline{\text{WE}}$	Read/Write enable
$\overline{\text{OE}}$	Output enable
V_{CC}	Power supply
V_{SS}	Ground
PD0 to PD4	Presence detect pin
NC	No connection


Presence Detect Pin Arrangement (HB56A841BR)

Pin No.	Pin name	Function		
		50 ns	60 ns	70 ns
67	PD0	NC	NC	NC
68	PD1	V_{SS}	V_{SS}	V_{SS}
69	PD2	V_{SS}	NC	V_{SS}
70	PD3	V_{SS}	NC	NC
11	PD4	V_{SS}	V_{SS}	V_{SS}

Presence Detect Pin Arrangement (HB56A441BR)

Pin No.	Pin name	Function		
		50 ns	60 ns	70 ns
67	PD0	V_{SS}	V_{SS}	V_{SS}
68	PD1	NC	NC	NC
69	PD2	V_{SS}	NC	V_{SS}
70	PD3	V_{SS}	NC	NC
11	PD4	V_{SS}	V_{SS}	V_{SS}


Block Diagram (HB56A841BR)



Note: D0 - D19 : HM5117400

HB56A841BR Series, HB56A441BR Series

Block Diagram (HB56A441BR)



Note: D0 - D9 : HM5117400

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_t	10	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input high voltage	V_{IH}	2.4	—	5.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .

HB56A841BR Series, HB56A441BR Series

DC Characteristics (Ta = 0 to 70°C, V_{CC} = 5 V ± 5%, V_{SS} = 0 V) (HB56A841BR)

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Test conditions	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I _{CC1}	—	1050	—	950	—	850	mA	t _{RC} = min	1, 2
Standby current	I _{CC2}	—	40	—	40	—	40	mA	TTL interface, RAS, CAS = V _{IH} , Dout = High-Z	
		—	20	—	20	—	20	mA	CMOS interface, RAS, CAS ≥ V _{CC} - 0.2 V, Dout = High-Z	
RAS-only refresh current	I _{CC3}	—	1050	—	950	—	850	mA	t _{RC} = min	2
Standby current	I _{CC5}	—	100	—	100	—	100	mA	RAS = V _{IH} , CAS = V _{IL} , Dout = enable	1
CAS-before-RAS refresh current	I _{CC6}	—	1050	—	950	—	850	mA	t _{RC} = min	
Fast page mode current	I _{CC7}	—	950	—	850	—	750	mA	t _{PC} = min	1, 3
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 5.5 V	
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 5.5 V, Dout = disable	
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -5 mA	
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.

HB56A841BR Series, HB56A441BR Series

DC Characteristics (Ta = 0 to 70°C, V_{CC} = 5 V ± 5%, V_{SS} = 0 V) (HB56A441BR)

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Test conditions	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I _{CC1}	—	1000	—	900	—	800	mA	t _{RC} = min	1, 2
Standby current	I _{CC2}	—	20	—	20	—	20	mA	TTL interface, RAS, CAS = V _{IH} , Dout = High-Z	
		—	10	—	10	—	10	mA	CMOS interface, RAS, CAS ≥ V _{CC} - 0.2 V, Dout = High-Z	
RAS-only refresh current	I _{CC3}	—	1000	—	900	—	800	mA	t _{RC} = min	2
Standby current	I _{CC5}	—	50	—	50	—	50	mA	RAS = V _{IH} , CAS = V _{IL} , Dout = enable	1
CAS-before-RAS refresh current	I _{CC6}	—	1000	—	900	—	800	mA	t _{RC} = min	
Fast page mode current	I _{CC7}	—	900	—	800	—	700	mA	t _{PC} = min	1, 3
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 5.5 V	
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 5.5 V, Dout = disable	
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -5 mA	
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.

HB56A841BR Series, HB56A441BR Series

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$) (HB56A841BR)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{11}	—	140	pF	1
Input capacitance ($\overline{\text{WE}}$, $\overline{\text{OE}}$)	C_{12}	—	160	pF	1
Input capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$)	C_{13}	—	90	pF	1
I/O capacitance (DQ)	$C_{I/O}$	—	25	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$) (HB56A441BR)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{11}	—	90	pF	1
Input capacitance ($\overline{\text{WE}}$, $\overline{\text{OE}}$)	C_{12}	—	90	pF	1
Input capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$)	C_{13}	—	90	pF	1
I/O capacitance (DQ)	$C_{I/O}$	—	20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout.

AC Characteristics (Ta = 0 to 70°C, V_{CC} = 5 V ±5%, V_{SS} = 0 V) *¹, *², *¹⁸, *¹⁹

Test Conditions

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.4 V, 2.4 V
- Output load: 2 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90	—	110	—	130	—	ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	30	—	40	—	50	—	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	7	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	50	10000	60	10000	70	10000	ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	13	10000	15	10000	18	10000	ns	
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	7	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	7	—	10	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	17	37	20	45	20	52	ns	3
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	12	25	15	30	15	35	ns	4
$\overline{\text{RAS}}$ hold time	t _{RSH}	13	—	15	—	18	—	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	50	—	60	—	70	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ to Din delay time	t _{OED}	13	—	15	—	18	—	ns	5
$\overline{\text{OE}}$ delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	t _{DZC}	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	7
Refresh period (2,048 cycles)	t _{REF}	—	32	—	32	—	32	ms	

HB56A841BR Series, HB56A441BR Series

Read Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	50	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	13	—	15	—	18	ns	9, 10, 17
Access time from address	t_{AA}	—	25	—	30	—	35	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	13	—	15	—	18	ns	9, 20
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	12
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	5	—	5	—	5	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	—	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	25	—	30	—	35	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	13	—	15	—	15	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	13	—	15	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	13	—	15	—	18	—	ns	5

Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	14
Write command hold time	t_{WCH}	7	—	10	—	15	—	ns	
Write command pulse width	t_{WCP}	7	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	13	—	15	—	18	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	13	—	15	—	18	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	15
Data-in hold time	t_{DH}	7	—	10	—	15	—	ns	15

Read-Modify-Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	131	—	155	—	181	—	ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	73	—	85	—	98	—	ns	14
\overline{CAS} to \overline{WE} delay time	t_{CWD}	36	—	40	—	46	—	ns	14
Column address to \overline{WE} delay time	t_{AWD}	48	—	55	—	63	—	ns	14
\overline{OE} hold time from \overline{WE}	t_{OEh}	13	—	15	—	18	—	ns	

Refresh Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
\overline{CAS} setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	
\overline{CAS} hold time (CBR refresh cycle)	t_{CHR}	7	—	10	—	10	—	ns	
\overline{WE} setup time (CBR refresh cycle)	t_{WRP}	0	—	0	—	0	—	ns	
\overline{WE} hold time (CBR refresh cycle)	t_{WRH}	7	—	10	—	10	—	ns	
\overline{RAS} precharge to \overline{CAS} hold time	t_{RPC}	5	—	5	—	5	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	t_{PC}	35	—	40	—	45	—	ns	
Fast page mode \overline{RAS} pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	16
Access time from \overline{CAS} precharge	t_{CPA}	—	30	—	35	—	40	ns	9, 17
\overline{RAS} hold time from \overline{CAS} precharge	t_{CPRH}	30	—	35	—	40	—	ns	

HB56A841BR Series, HB56A441BR Series


Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	50 ns		60 ns		70 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode read-modify-write cycle time	t_{PRWC}	76	—	85	—	96	—	ns	
WE delay time from CAS precharge	t_{CPW}	53	—	60	—	68	—	ns	14


- Notes:
1. AC measurements assume $t_r = 5$ ns.
 2. An initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles are required.
 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 5. Either t_{OED} or t_{CDD} must be satisfied.
 6. Either t_{DZO} or t_{DZC} must be satisfied.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 8. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}$ (max) and $t_{\text{RAD}} \leq t_{\text{RAD}}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 9. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 10. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}$ (max) and $t_{\text{RCD}} + t_{\text{CAC}}$ (max) $\geq t_{\text{RAD}} + t_{\text{AA}}$ (max).
 11. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD}}$ (max) and $t_{\text{RCD}} + t_{\text{CAC}}$ (max) $\leq t_{\text{RAD}} + t_{\text{AA}}$ (max).
 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
 13. t_{OFF} (max) and t_{OEZ} (max) is define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{CPW} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}$ (min), $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), and $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min) or $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min) and $t_{\text{CPW}} \geq t_{\text{CPW}}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 15. These parameters are referred to $\overline{\text{CAS}}$ leading edge in early write cycle and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 16. t_{RASP} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 17. Access time is determined by the longest among t_{AA} , t_{CAC} or t_{CPA} .
 18. In delayed write or read-modify-write cycle, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device. After $\overline{\text{RAS}}$ is reset, if $t_{\text{OEH}} \geq t_{\text{CWL}}$, the DQ pin will remain open circuit (high impedance); if $t_{\text{OEH}} \leq t_{\text{CWL}}$, invalid data will be out at each DQ.
 19. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
 20. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally causes large $V_{\text{CC}} / V_{\text{SS}}$ line noise, which causes to degrade V_{IH} min / V_{IL} max level.
 21. XXX: H or L (H: V_{IH} (min) $\leq V_{\text{IN}} \leq V_{\text{IH}}$ (max), L: V_{IL} (min) $\leq V_{\text{IN}} \leq V_{\text{IL}}$ (max))
 /////////////// Invalid Dout
 When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

Timing Waveforms*21

Read Cycle




Early Write Cycle




HB56A841BR Series, HB56A441BR Series


Delayed Write Cycle*18




Read-Modify-Write Cycle*18



RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




HB56A841BR Series, HB56A441BR Series

Hidden Refresh Cycle




HB56A841BR Series, HB56A441BR Series

Fast Page Mode Early Write Cycle




Fast Page Mode Delayed Write Cycle*18



HB56A841BR Series, HB56A441BR Series

HB56A441BR Series



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

HB56A841BR Series, HB56A441BR Series

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Feb. 20, 1997	Initial issue		
