
HB56AW873E Series

8,388,608-word $\times$ 72-bit High Density Dynamic RAM Module
168-pin JEDEC Standard Outline Buffered 8 byte DIMM

HITACHI

ADE-203-685A (Z)

Rev. 1.0

Nov. 28, 1996

Description

The HB56AW873E belongs to 8 Byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 4 and 8 Byte processor applications. The HB56AW873E is a 8M $\times$ 72 dynamic RAM module, mounted 9 pieces of 64-Mbit DRAM (HM5165800ATT) sealed in TSOP package and 2 pieces of 16-bit BiCMOS line driver (74LVT16244) sealed in TSSOP package. An outline of the HB56AW873E is 168-pin socket type package (dual lead out). Therefore, the HB56AW873E makes high density mounting possible without surface mount technology. The HB56AW873E provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the its module board.

Features


- 168-pin socket type package (Dual lead out)
 - Lead pitch: 1.27 mm
- Single 3.3 V (± 0.3 V) supply
- High speed
 - Access time: $t_{RAC} = 60/70$ ns (max)
 - Access time: $t_{CAC} = 20/23$ ns (max)
- Low power dissipation
 - Active mode: 4.73/4.41 W (max)
 - Standby mode (TTL): 100 mW (max)
- Buffered input except $\overline{RAS}$ and DQ
- 4 byte interleave enabled, dual address input (A0/B0)
- Fast page mode capability
- 4,096 refresh cycle: 64 ms
- 2 variations of refresh
 - $\overline{RAS}$ -only refresh
 - $\overline{CAS}$ -before- $\overline{RAS}$ refresh
- TTL compatible

HB56AW873E Series

Ordering Information

Type No.	Access time	Package	Contact pad
HB56AW872E-6A	60 ns	168-pin dual lead out socket type	Gold
HB56AW872E-7A	70 ns		

Pin Arrangement



Pin Arrangement

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	13	DQ9	25	NC	37	A8
2	DQ0	14	DQ10	26	V _{CC}	38	A10
3	DQ1	15	DQ11	27	$\overline{WE0}$	39	NC
4	DQ2	16	DQ12	28	$\overline{CE0}$	40	V _{CC}
5	DQ3	17	DQ13	29	NC	41	NC
6	V _{CC}	18	V _{CC}	30	$\overline{RE0}$	42	NC
7	DQ4	19	DQ14	31	$\overline{OE0}$	43	V _{SS}
8	DQ5	20	DQ15	32	V _{SS}	44	$\overline{OE2}$
9	DQ6	21	DQ16	33	A0	45	$\overline{RE2}$
10	DQ7	22	DQ17	34	A2	46	$\overline{CE4}$
11	DQ8	23	V _{SS}	35	A4	47	NC
12	V _{SS}	24	NC	36	A6	48	$\overline{WE2}$
49	V _{CC}	79	PD1	109	NC	139	DQ56
50	NC	80	PD3	110	V _{CC}	140	DQ57
51	NC	81	PD5	111	NC	141	DQ58
52	DQ18	82	PD7	112	NC	142	DQ59
53	DQ19	83	ID0 (V _{SS})	113	NC	143	V _{CC}
54	V _{SS}	84	V _{CC}	114	NC	144	DQ60

Pin Arrangement (cont)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
55	DQ20	85	V _{SS}	115	NC	145	NC
56	DQ21	86	DQ36	116	V _{SS}	146	NC
57	DQ22	87	DQ37	117	A1	147	NC
58	DQ23	88	DQ38	118	A3	148	NC
59	V _{CC}	89	DQ39	119	A5	149	DQ61
60	DQ24	90	V _{CC}	120	A7	150	DQ62
61	NC	91	DQ40	121	A9	151	DQ63
62	NC	92	DQ41	122	A11	152	V _{SS}
63	NC	93	DQ42	123	NC	153	DQ64
64	NC	94	DQ43	124	V _{CC}	154	DQ65
65	DQ25	95	DQ44	125	NC	155	DQ66
66	DQ26	96	V _{SS}	126	B0	156	DQ67
67	DQ27	97	DQ45	127	V _{SS}	157	V _{CC}
68	V _{SS}	98	DQ46	128	NC	158	DQ68
69	DQ28	99	DQ47	129	NC	159	DQ69
70	DQ29	100	DQ48	130	NC	160	DQ70
71	DQ30	101	DQ49	131	NC	161	DQ71
72	DQ31	102	V _{CC}	132	$\overline{\text{PDE}}$	162	V _{SS}
73	V _{CC}	103	DQ50	133	V _{CC}	163	PD2
74	DQ32	104	DQ51	134	NC	164	PD4
75	DQ33	105	DQ52	135	NC	165	PD6
76	DQ34	106	DQ53	136	DQ54	166	PD8
77	DQ35	107	V _{SS}	137	DQ55	167	ID1 (V _{SS})
78	V _{SS}	108	NC	138	V _{SS}	168	V _{CC}

HB56AW873E Series

Pin Description

Pin Name	Function
A0 to A11, B0	Address Input (D0 to D8) : A0 to A11, B0 Row Address (D0 to D8) : A0 to A11, B0 Column Address (D0 to D8) : A0 to A10, B0 Refresh Address (D0 to D8) : A0 to A11, B0
DQ0 to DQ71	Data-in/Data-out
$\overline{\text{RE0}}, \overline{\text{RE2}}$	Row Address Strobe ($\overline{\text{RAS}}$)
$\overline{\text{CE0}}, \overline{\text{CE4}}$	Column Address Strobe ($\overline{\text{CAS}}$)
$\overline{\text{WE0}}, \overline{\text{WE2}}$	Read/Write Enable
$\overline{\text{OE0}}, \overline{\text{OE2}}$	Output Enable
V_{CC}	Power Supply
V_{SS}	Ground
PD1 to PD8	Presence Detect
ID0, ID1	ID bit
PDE	Presence Detect Enable
NC	Non Connection


Presence Detect Pin Assignment

Pin Name	Pin No.	$\overline{\text{PDE}} = \text{Low}$		$\overline{\text{PDE}} = \text{High}$
		60 ns	70 ns	All
PD1	79	1	1	High-Z
PD2	163	0	0	High-Z
PD3	80	1	1	High-Z
PD4	164	1	1	High-Z
PD5	81	0	0	High-Z
PD6	165	1	0	High-Z
PD7	82	1	1	High-Z
PD8	166	0	0	High-Z

1 : High Level (Driver Output)

0 : Low Level (Driver Output)

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	−0.5 to +4.6	V
Supply voltage relative to V_{SS}	V_{CC}	−0.5 to +4.6	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_t	10	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	−55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	3.0	3.3	3.6	V	1
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	−0.5	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

DC Characteristics ($T_a = 0$ to 70°C , $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	60 ns		70 ns		Unit	Test condition	Note
		Min	Max	Min	Max			
Operating current	I_{CC1}	—	1675	—	1495	mA	$t_{RC} = \min$	1, 2
Standby current	I_{CC2}	—	28	—	28	mA	TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ Dout = High-Z	
		—	19	—	19	mA	CMOS interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
$\overline{RAS}$ -only refresh current	I_{CC3}	—	1675	—	1495	mA	$t_{RC} = \min$	2
Standby current	I_{CC5}	—	55	—	55	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable	1
$\overline{CAS}$ -before- $\overline{RAS}$ refresh current	I_{CC6}	—	1360	—	1180	mA	$t_{RC} = \min$	
Fast page mode current	I_{CC7}	—	1135	—	1045	mA	$t_{PC} = \min$	1, 3
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 4.6\text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 4.6\text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -2 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	V	Low Iout = 2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less within one page mode cycle t_{PC} .

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	20	pF	1
Input capacitance ($\overline{CAS}$, $\overline{WE}$, $\overline{OE}$)	C_{I2}	—	20	pF	1
Input capacitance ($\overline{RAS}$)	C_{I3}	—	55	pF	1
I/O capacitance (DQ)	$C_{I/O}$	—	20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics (Ta = 0 to 70°C, VCC = 3.3 V ±0.3 V, VSS = 0 V) *1, *2, *18

Test Conditions

- Input rise and fall times: 5 ns
- Input levels: VIL = 0 V, VIH = 3.0 V
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + CL (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	tRC	110	—	130	—	ns	
RAS precharge time	tRP	40	—	50	—	ns	
CAS precharge time	tCP	10	—	10	—	ns	
RAS pulse width	tRAS	60	10000	70	10000	ns	
CAS pulse width	tCAS	15	10000	18	10000	ns	
Row address setup time	tASR	5	—	5	—	ns	
Row address hold time	tRAH	10	—	10	—	ns	
Column address setup time	tASC	0	—	0	—	ns	
Column address hold time	tCAH	10	—	15	—	ns	
RAS to CAS delay time	tRCD	20	40	20	47	ns	3
RAS to column address delay time	tRAD	15	25	15	30	ns	4
RAS hold time	tRSH	20	—	23	—	ns	
CAS hold time	tCSH	60	—	70	—	ns	
CAS to RAS precharge time	tCRP	10	—	10	—	ns	
OE to Din delay time	tOED	20	—	23	—	ns	5
OE delay time from Din	tDZO	0	—	0	—	ns	6
CAS delay time from Din	tDZC	0	—	0	—	ns	6
Transition time (rise and fall)	tT	3	50	3	50	ns	7
Refresh period (4,096 cycle)	tREF	—	64	—	64	ms	

Read Cycle

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	23	ns	9, 10, 16
Access time from address	t_{AA}	—	35	—	40	ns	9, 11, 16
Access time from $\overline{\text{OE}}$	t_{OEA}	—	20	—	23	ns	9, 19
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	12
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35	—	40	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	30	—	35	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	2	—	2	—	ns	
Output data hold time	t_{OH}	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	20	—	20	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	20	—	20	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	20	—	23	—	ns	5

Write Cycle

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write command setup time	t _{WCS}	0	—	0	—	ns	14
Write command hold time	t _{WCH}	10	—	15	—	ns	
Write command pulse width	t _{WP}	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	20	—	23	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	15	—	18	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	ns	
Data-in hold time	t _{DH}	15	—	18	—	ns	

HB56AW873E Series

Read-Modify-Write Cycle

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	155	—	181	—	ns	
RAS to WE delay time	t _{RWD}	90	—	103	—	ns	14
CAS to WE delay time	t _{CWD}	40	—	46	—	ns	14
Column address to WE delay time	t _{AWD}	55	—	63	—	ns	14
OE hold time from WE	t _{OEH}	15	—	18	—	ns	

Refresh Cycle

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
CAS setup time (CBR refresh cycle)	t _{CSR}	10	—	10	—	ns	
CAS hold time (CBR refresh cycle)	t _{CHR}	10	—	10	—	ns	
WE setup time (CBR refresh cycle)	t _{WRP}	5	—	5	—	ns	
WE hold time (CBR refresh cycle)	t _{WRH}	10	—	10	—	ns	
RAS precharge to CAS hold time	t _{RPC}	0	—	0	—	ns	

Fast Page Mode Cycle

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t _{PC}	40	—	45	—	ns	
Fast page mode $\overline{\text{RAS}}$ pulse width	t _{RASP}	—	100000	—	100000	ns	15
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}	—	40	—	45	ns	9, 16
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{CPRH}	40	—	45	—	ns	

Fast Page Mode Read-Modify-Write Cycle

		HB56AW873E					
		60 ns		70 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t _{HPRWC}	85	—	96	—	ns	
$\overline{\text{WE}}$ delay time from $\overline{\text{CAS}}$ precharge	t _{CPW}	60	—	68	—	ns	14

Notes: 1. AC measurements assume $t_T = 5$ ns.

- An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh).
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- Either t_{OED} or t_{CDD} must be satisfied.
- Either t_{DZO} or t_{DZC} must be satisfied.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}$ (max) and $t_{\text{RAD}} \leq t_{\text{RAD}}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 1TTL loads and 100 pF.
- Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}$ (max) and $t_{\text{RCD}} + t_{\text{CAC}}$ (max) $\geq t_{\text{RAD}} + t_{\text{AA}}$ (max).
- Assumes that $t_{\text{RAD}} \leq t_{\text{RAD}}$ (max) and $t_{\text{RCD}} + t_{\text{CAC}}$ (max) $\leq t_{\text{RAD}} + t_{\text{AA}}$ (max).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}$ (min), $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), and $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min), or $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min), and $t_{\text{CPW}} \geq t_{\text{CPW}}$ (min), the cycle is a read-modify-write and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- t_{RASp} defines $\overline{\text{RAS}}$ pulse width in Fast page mode cycles.
- Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
- All the V_{CC} and V_{SS} pin shall be supplied with the same voltages.
- In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
- When output buffers are enable once, sustain the low impedance state until valid data is obtained. when output buffer is turned on and off within a vary short time, generally it causes large $V_{\text{CC}}/V_{\text{SS}}$ line noise, which causes to degrade V_{IH} min/ V_{IL} max level.
- XXX: H or L (H: V_{IH} (min) $\leq V_{\text{IN}} \leq V_{\text{IH}}$ (max), L: V_{IL} (min) $\leq V_{\text{IN}} \leq V_{\text{IL}}$ (max))

///////: Invalid Dout

When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

HB56AW873E Series

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Nov. 28, 1996	Initial issue		
