

6AM13

Silicon N Channel/P Channel Complementary Power MOS FET Array

Application

High speed power switching

Features

- Low on-resistance
N-channel: $R_{DS}(\text{on}) \leq 0.075 \Omega$, $V_{GS} = 10 \text{ V}$
 $I_D = 5 \text{ A}$
P-channel: $R_{DS}(\text{on}) \leq 0.12 \Omega$, $V_{GS} = -10 \text{ V}$
 $I_D = -5 \text{ A}$
- Capable of 4 V gate drive
- Low drive current
- High speed switching
- High density mounting
- Suitable for H-bridged motor driver
- Discrete packaged devices of same die
N-channel: 2SK971 (TO-220AB),
2SK1094 (TO-220FM)
P-channel: 2SJ173 (TO-220AB),
2SJ176 (TO-220FM)




Table 1 Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings			Unit
		Nch	Pch		
Drain to source voltage	V_{DSS}	60	-60		V
Gate to source voltage	V_{GSS}	± 20	± 20		V
Drain current	I_D	10	-10		A
Drain peak current	$I_{D(\text{pulse})}^*$	40	-40		A
Body-drain diode reverse drain current	I_{DR}	10	-10		A
Channel dissipation	Pch (Tc = 25°C)**	42			W
Channel dissipation	Pch**	4.8			W
Channel temperature	Tch	150			°C
Storage temperature	Tstg	-55 to +150			°C

* PW ≤ 10 μs, duty cycle ≤ 1 %

** 6 devices operation

Table 2 Electrical Characteristics (Ta = 25°C) (1 Unit)

Item	Symbol	N channel			P channel			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Drain to source breakdown voltage	V _{(BR)DSS}	60	—	—	-60	—	—	V	I _D = 10 mA, V _{GS} = 0
Gate to source breakdown voltage	V _{(BR)GSS}	±20	—	—	±20	—	—	V	I _G = ±100 µA, V _{DS} = 0
Gate to source leak current	I _{GSS}	—	—	±10	—	—	±10	µA	V _{GS} = ±16 V, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	250	—	—	-250	µA	V _{DS} = 50 V, V _{GS} = 0
Gate to source cutoff voltage	V _{GS(off)}	1.0	—	2.0	-1.0	—	-2.0	V	I _D = 1 mA, V _{DS} = 10 V
Static drain to source on state resistance	R _{DS(on)}	—	0.06	0.075	—	0.09	0.12	Ω	I _D = 5 A, V _{GS} = 10 V *
		—	0.08	0.11	—	0.12	0.18	Ω	I _D = 5 A, V _{GS} = 4 V *
Forward transfer admittance	y _{fs}	6	9.5	—	5	8	—	S	I _D = 5 A, V _{DS} = 10 V *
Input capacitance	C _{iss}	—	860	—	—	1400	—	pF	V _{DS} = 10 V, V _{GS} = 0, f = 1 MHz
Output capacitance	C _{oss}	—	450	—	—	720	—	pF	
Reverse transfer capacitance	C _{rss}	—	140	—	—	220	—	pF	
Turn-on delay time	t _{d(on)}	—	10	—	—	15	—	ns	I _D = 5 A, V _{GS} = 10 V, R _L = 6 Ω
Rise time	t _r	—	50	—	—	100	—	ns	
Turn-off delay time	t _{d(off)}	—	180	—	—	250	—	ns	
Fall time	t _f	—	110	—	—	160	—	ns	
Body-drain diode forward voltage	V _{DF}	—	1.0	—	—	-1.0	—	V	I _F = 10 A, V _{GS} = 0
Body-drain diode reverse recovery time	t _{rr}	—	120	—	—	200	—	ns	I _F = 10 A, V _{GS} = 0, di _F /dt = 50 A/µs

* Pulse Test

Note: Polarity of test conditions for P channel device is reversed.

■ Nch : See characteristic curves of 2SK971

■ Pch : See characteristic curves of 2SJ173

