

# DATA SHEET

## **74ABT845**

8-bit bus interface latch with set and reset  
(3-State)

Product data  
Supersedes data of 1995 Sep 06

2002 Dec 17

# 8-bit bus interface latch with set and reset (3-State)

## 74ABT845

### FEATURES

- High speed parallel latches
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Broadside pinout
- Output capability: +64 mA / –32 mA
- Power-up 3-State
- Power-up reset
- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

### DESCRIPTION

The 74ABT845 consists of eight D-type latches with 3-State outputs. In addition to the LE,  $\overline{OE}$ , MR and PRE pins, the 74ABT845 has two additional  $\overline{OE}$  pins, making a total of three Output Enable ( $\overline{OE}0$ ,  $\overline{OE}1$ ,  $\overline{OE}2$ ) pins. The multiple Output enables allow multiuser control of the interface, e.g., CS, DMA, and RD/WR.


### QUICK REFERENCE DATA

| SYMBOL                 | PARAMETER                     | CONDITIONS<br>$T_{amb} = 25\text{ }^{\circ}\text{C}$ ; GND = 0 V | TYPICAL | UNIT |
|------------------------|-------------------------------|------------------------------------------------------------------|---------|------|
| $t_{PLH}$<br>$t_{PHL}$ | Propagation delay<br>Dn to Qn | $C_L = 50\text{ pF}$ ; $V_{CC} = 5\text{ V}$                     | 5.4     | ns   |
| $C_{IN}$               | Input capacitance             | $V_I = 0\text{ V}$ or $V_{CC}$                                   | 4       | pF   |
| $C_{OUT}$              | Output capacitance            | Outputs disabled;<br>$V_O = 0\text{ V}$ or $V_{CC}$              | 7       | pF   |
| $I_{CCZ}$              | Total supply current          | Outputs disabled; $V_{CC} = 5.5\text{ V}$                        | 500     | nA   |

### ORDERING INFORMATION

| PACKAGES                    | TEMPERATURE RANGE | PART NUMBER | DWG NUMBER |
|-----------------------------|-------------------|-------------|------------|
| 24-Pin Plastic DIP          | –40 °C to +85 °C  | 74ABT845N   | SOT222-1   |
| 24-Pin Plastic SSOP Type II | –40 °C to +85 °C  | 74ABT845DB  | SOT340-1   |
| 24-Pin Plastic TSSOP Type I | –40 °C to +85 °C  | 74ABT845PW  | SOT355-1   |

### PIN CONFIGURATION



### PIN DESCRIPTION


| PIN NUMBER                     | SYMBOL                            | FUNCTION                          |
|--------------------------------|-----------------------------------|-----------------------------------|
| 1, 2, 23                       | $\overline{OE}0 - \overline{OE}2$ | Output enable inputs (active-LOW) |
| 3, 4, 5, 6, 7, 8, 9, 10        | D0 – D7                           | Data inputs                       |
| 22, 21, 20, 19, 18, 17, 16, 15 | Q0 – Q7                           | Data outputs                      |
| 11                             | MR                                | Master reset input (active-LOW)   |
| 13                             | LE                                | Latch enable input (active-HIGH)  |
| 14                             | PRE                               | Preset input (active-LOW)         |
| 12                             | GND                               | Ground (0 V)                      |
| 24                             | $V_{CC}$                          | Positive supply voltage           |

8-bit bus interface latch with set and reset


(3-State)

74ABT845

LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL




FUNCTION TABLE

| INPUTS          |     |    |    |                | OUTPUTS        | OPERATING MODE |
|-----------------|-----|----|----|----------------|----------------|----------------|
| OE <sub>n</sub> | PRE | MR | LE | D <sub>n</sub> | Q <sub>n</sub> |                |
| L               | L   | X  | X  | X              | H              | Preset         |
| L               | H   | L  | X  | X              | L              | Clear          |
| L               | H   | H  | H  | L              | L              | Transparent    |
| L               | H   | H  | H  | H              | H              |                |
| L               | H   | H  | ↓  | L              | L              | Latched        |
| L               | H   | H  | ↓  | H              | H              |                |
| H               | X   | X  | X  | X              | Z              | High impedance |
| L               | H   | H  | L  | X              | NC             | Hold           |

H = High voltage level  
h = High voltage level one set-up time prior to the HIGH-to-LOW LE transition  
L = Low voltage level  
l = Low voltage level one set-up time prior to the HIGH-to-LOW LE transition  
NC= No change  
X = Don't care  
Z = High impedance "off" state  
↓ = HIGH-to-LOW transition

LOGIC DIAGRAM



# 8-bit bus interface latch with set and reset (3-State)

74ABT845

## ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

| SYMBOL    | PARAMETER                      | CONDITIONS                  | RATING       | UNIT |
|-----------|--------------------------------|-----------------------------|--------------|------|
| $V_{CC}$  | DC supply voltage              |                             | −0.5 to +7.0 | V    |
| $I_{IK}$  | DC input diode current         | $V_I < 0$ V                 | −18          | mA   |
| $V_I$     | DC input voltage <sup>3</sup>  |                             | −1.2 to +7.0 | V    |
| $I_{OK}$  | DC output diode current        | $V_O < 0$ V                 | −50          | mA   |
| $V_{OUT}$ | DC output voltage <sup>3</sup> | output in Off or HIGH state | −0.5 to +5.5 | V    |
| $I_{OUT}$ | DC output current              | output in LOW state         | 128          | mA   |
| $T_{Stg}$ | Storage temperature range      |                             | −65 to 150   | °C   |

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL              | PARAMETER                            | LIMITS |          | UNIT |
|---------------------|--------------------------------------|--------|----------|------|
|                     |                                      | Min    | Max      |      |
| $V_{CC}$            | DC supply voltage                    | 4.5    | 5.5      | V    |
| $V_I$               | Input voltage                        | 0      | $V_{CC}$ | V    |
| $V_{IH}$            | HIGH-level input voltage             | 2.0    | –        | V    |
| $V_{IL}$            | LOW-level input voltage              | –      | 0.8      | V    |
| $I_{OH}$            | HIGH-level output current            | –      | −32      | mA   |
| $I_{OL}$            | LOW-level output current             | –      | 64       | mA   |
| $\Delta t/\Delta v$ | Input transition rise or fall rate   | 0      | 5        | ns/V |
| $T_{amb}$           | Operating free-air temperature range | −40    | +85      | °C   |

# 8-bit bus interface latch with set and reset (3-State)

74ABT845

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL             | PARAMETER                                            | TEST CONDITIONS                                                                                                                  | LIMITS                    |       |      |                                     |      | UNIT |
|--------------------|------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|---------------------------|-------|------|-------------------------------------|------|------|
|                    |                                                      |                                                                                                                                  | T <sub>amb</sub> = +25 °C |       |      | T <sub>amb</sub> = −40 °C to +85 °C |      |      |
|                    |                                                      |                                                                                                                                  | Min                       | Typ   | Max  | Min                                 | Max  |      |
| V <sub>IK</sub>    | Input clamp voltage                                  | V <sub>CC</sub> = 4.5 V; I <sub>IK</sub> = −18 mA                                                                                |                           | −0.9  | −1.2 |                                     | −1.2 | V    |
| V <sub>OH</sub>    | HIGH-level output voltage                            | V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = −3 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>                            | 2.5                       | 2.9   |      | 2.5                                 |      | V    |
|                    |                                                      | V <sub>CC</sub> = 5.0 V; I <sub>OH</sub> = −3 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>                            | 3.0                       | 3.4   |      | 3.0                                 |      | V    |
|                    |                                                      | V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = −32 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>                           | 2.0                       | 2.4   |      | 2.0                                 |      | V    |
| V <sub>OL</sub>    | LOW-level output voltage                             | V <sub>CC</sub> = 4.5 V; I <sub>OL</sub> = 64 mA; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>                            |                           | 0.42  | 0.55 |                                     | 0.55 | V    |
| V <sub>RST</sub>   | Power-up output low voltage <sup>3</sup>             | V <sub>CC</sub> = 5.5 V; I <sub>O</sub> = 1 mA; V <sub>I</sub> = GND or V <sub>CC</sub>                                          |                           | 0.13  | 0.55 |                                     | 0.55 | V    |
| I <sub>I</sub>     | Input leakage current                                | V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = GND or 5.5 V                                                                           |                           | ±0.01 | ±1.0 |                                     | ±1.0 | μA   |
| I <sub>OFF</sub>   | Power-off leakage current                            | V <sub>CC</sub> = 0.0 V; V <sub>O</sub> or V <sub>I</sub> ≤ 4.5 V                                                                |                           | ±5.0  | ±100 |                                     | ±100 | μA   |
| I <sub>PU/PD</sub> | Power-up/down 3-state output current <sup>4</sup>    | V <sub>CC</sub> = 2.1 V; V <sub>O</sub> = 0.5 V; $\overline{V_{OE}}$ = V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> |                           | ±5.0  | ±50  |                                     | ±50  | μA   |
| I <sub>OZH</sub>   | 3-State output High current                          | V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 2.7 V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>                             |                           | 5.0   | 50   |                                     | 50   | μA   |
| I <sub>OZL</sub>   | 3-State output Low current                           | V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 0.5 V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>                             |                           | −5.0  | −50  |                                     | −50  | μA   |
| I <sub>CEX</sub>   | Output High leakage current                          | V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 5.5 V; V <sub>I</sub> = GND or V <sub>CC</sub>                                         |                           | 5.0   | 50   |                                     | 50   | μA   |
| I <sub>O</sub>     | Output current <sup>1</sup>                          | V <sub>CC</sub> = 5.5 V; V <sub>O</sub> = 2.5 V                                                                                  | −50                       | −80   | −180 | −50                                 | −180 | mA   |
| I <sub>CCH</sub>   | Quiescent supply current                             | V <sub>CC</sub> = 5.5 V; Outputs HIGH, V <sub>I</sub> = GND or V <sub>CC</sub>                                                   |                           | 0.5   | 250  |                                     | 250  | μA   |
| I <sub>CCL</sub>   |                                                      | V <sub>CC</sub> = 5.5 V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub>                                                    |                           | 24    | 30   |                                     | 30   | mA   |
| I <sub>CCZ</sub>   |                                                      | V <sub>CC</sub> = 5.5 V; Outputs 3-State; V <sub>I</sub> = GND or V <sub>CC</sub>                                                |                           | 0.5   | 250  |                                     | 250  | μA   |
| ΔI <sub>CC</sub>   | Additional supply current per input pin <sup>2</sup> | V <sub>CC</sub> = 5.5 V; one input at 3.4 V, other inputs at V <sub>CC</sub> or GND                                              |                           | 0.5   | 1.5  |                                     | 1.5  | mA   |

### NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at  $3.4\text{ V}$ .
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
4. This parameter is valid for any  $V_{CC}$  between  $0\text{ V}$  and  $2.1\text{ V}$  with a transition time of up to  $10\text{ msec}$ . For  $V_{CC} = 2.1\text{ V}$  to  $V_{CC} = 5\text{ V} \pm 10\%$ , a transition time of up to  $100\text{ }\mu\text{sec}$  is permitted.

# 8-bit bus interface latch with set and reset (3-State)

74ABT845

## AC CHARACTERISTICS

GND = 0 V;  $t_R = t_F = 2.5$  ns;  $C_L = 50$  pF,  $R_L = 500$   $\Omega$ 

| SYMBOL                               | PARAMETER                                    | WAVEFORM | LIMITS                                                |            |            |                                                                        |            | UNIT |
|--------------------------------------|----------------------------------------------|----------|-------------------------------------------------------|------------|------------|------------------------------------------------------------------------|------------|------|
|                                      |                                              |          | T <sub>amb</sub> = +25 °C<br>V <sub>CC</sub> = +5.0 V |            |            | T <sub>amb</sub> = −40 °C to +85 °C<br>V <sub>CC</sub> = +5.0 V ±0.5 V |            |      |
|                                      |                                              |          | Min                                                   | Typ        | Max        | Min                                                                    | Max        |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>Dn to Qn                | 1        | 1.0<br>2.2                                            | 3.9<br>5.4 | 5.4<br>6.8 | 1.0<br>2.2                                                             | 6.2<br>7.8 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>LE to Qn                | 2        | 2.0<br>2.8                                            | 5.1<br>6.4 | 6.6<br>7.9 | 2.0<br>2.8                                                             | 7.5<br>8.9 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>PRE to Qn               | 1        | 2.2<br>3.0                                            | 4.9<br>5.3 | 6.6<br>6.8 | 2.2<br>3.0                                                             | 7.8<br>7.4 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>MR to Qn                | 1        | 2.4<br>3.1                                            | 4.9<br>5.9 | 6.4<br>7.3 | 2.4<br>3.1                                                             | 7.3<br>8.5 | ns   |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output enable time<br>OE <sub>n</sub> to Qn  | 4<br>5   | 1.0<br>2.0                                            | 3.8<br>4.7 | 5.4<br>6.1 | 1.0<br>2.0                                                             | 6.3<br>6.7 | ns   |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output disable time<br>OE <sub>n</sub> to Qn | 4<br>5   | 1.9<br>2.2                                            | 4.6<br>4.7 | 6.2<br>6.4 | 1.9<br>2.2                                                             | 7.2<br>7.0 | ns   |

## AC SET-UP REQUIREMENTS


GND = 0 V;  $t_R = t_F = 2.5$  ns;  $C_L = 50$  pF,  $R_L = 500$   $\Omega$ 

| SYMBOL               | PARAMETER                            | WAVEFORM | LIMITS                                  |              |                                                                 | UNIT |
|----------------------|--------------------------------------|----------|-----------------------------------------|--------------|-----------------------------------------------------------------|------|
|                      |                                      |          | $T_{amb} = +25$ °C<br>$V_{CC} = +5.0$ V |              | $T_{amb} = -40$ °C to $+85$ °C<br>$V_{CC} = +5.0$ V $\pm 0.5$ V |      |
|                      |                                      |          | Min                                     | Typ          | Min                                                             |      |
| $t_s(H)$<br>$t_s(L)$ | Set-up time, HIGH or LOW<br>Dn to LE | 3        | 2.8<br>3.5                              | 1.0<br>1.4   | 2.8<br>3.5                                                      | ns   |
| $t_h(H)$<br>$t_h(L)$ | Hold time, HIGH or LOW<br>Dn to LE   | 3        | 1.0<br>1.0                              | -1.2<br>-0.6 | 1.0<br>1.0                                                      | ns   |
| $t_w(H)$             | LE pulse width, HIGH                 | 3        | 3.0                                     | 1.5          | 3.0                                                             | ns   |
| $t_w(L)$             | $\overline{PRE}$ pulse width, LOW    | 6        | 3.5                                     | 2.0          | 3.5                                                             | ns   |
| $t_w(L)$             | $\overline{MR}$ pulse width, LOW     | 6        | 2.8                                     | 1.3          | 2.8                                                             | ns   |
| $t_{rec}$            | $\overline{PRE}$ recovery time       | 6        | 3.0                                     | 1.4          | 3.0                                                             | ns   |
| $t_{rec}$            | $\overline{MR}$ recovery time        | 6        | 3.4                                     | 1.6          | 3.4                                                             | ns   |


# 8-bit bus interface latch with set and reset (3-State)

74ABT845


## AC WAVEFORMS

For all waveforms,  $V_M = 1.5$  V.


**Waveform 1. Propagation Delay, Data to Output, Preset to Output, and Master Reset to Output**




**Waveform 2. Propagation Delay, Latch Enable to Output**




**Waveform 3. Data Set-up and Hold Times and Latch Enable Pulse Width**



**Waveform 4. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level**



**Waveform 5. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level**




**Waveform 6. Master Reset and Preset Pulse Width and Master Reset and Preset to Latch Enable Recovery Time**

8-bit bus interface latch with set and reset  
(3-State)

74ABT845

TEST CIRCUIT AND WAVEFORM




8-bit bus interface latch with set and reset  
(3-State)

74ABT845

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1




8-bit bus interface latch with set and reset  
(3-State)

74ABT845

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1




8-bit bus interface latch with set and reset  
(3-State)

74ABT845

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



# 8-bit bus interface latch with set and reset (3-State)

**74ABT845****REVISION HISTORY**

| Rev | Date     | Description                                                                                                                                                                                                                                                                                     |
|-----|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| _2  | 20021217 | <b>Product data (9397 750 10852); ECN 853-1703 29288 of 12 December 2002.</b><br><b>Supersedes data of 06 September 1995.</b><br>Modifications: <ul style="list-style-type: none"><li>• Ordering information table: remove "North America" column; remove 74ABT845D package offering.</li></ul> |
| _1  | 19950906 | <b>Product specification. ECN 853-1703 15702 of 06 September 1995.</b>                                                                                                                                                                                                                          |

# 8-bit bus interface latch with set and reset (3-State)

74ABT845

## Data sheet status

| Level | Data sheet status <sup>[1]</sup> | Product status <sup>[2] [3]</sup> | Definitions                                                                                                                                                                                                                                                                                    |
|-------|----------------------------------|-----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I     | Objective data                   | Development                       | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.                                                                                                    |
| II    | Preliminary data                 | Qualification                     | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data                     | Production                        | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit  
<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2002  
All rights reserved. Printed in U.S.A.

For sales offices addresses send e-mail to:  
[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com).

Date of release: 12-02

Document order number: 9397 750 10852

*Let's make things better.*