



## 3.3V CMOS OCTAL BUS TRANSCIVER AND REGISTER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

**IDT74LVC646A**

### FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu W$  typ. static)
- Rail-to-rail output swing for increased noise margin
- All inputs, outputs, and I/O are 5V tolerant
- Supports hot insertion
- Available in SOIC, SSOP, QSOP, and TSSOP packages

### DRIVE FEATURES:

- High Output Drivers:  $\pm 24mA$
- Reduced system switching noise

### APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

### DESCRIPTION


The LVC646A device consists of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data is stored in one register and B data can be stored in the other register. When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

The LVC646A has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MARCH 1999

## PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP  
TOP VIEW

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol           | Parameter <sup>(1)</sup> | Conditions            | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 0V  | 4.5  | 6    | pF   |
| C <sub>OUT</sub> | Output Capacitance       | V <sub>OUT</sub> = 0V | 5.5  | 8    | pF   |
| C <sub>I/O</sub> | I/O Port Capacitance     | V <sub>IN</sub> = 0V  | 6.5  | 8    | pF   |

### NOTE:

- As applicable to the device type.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol                             | Description                                                           | Max          | Unit |
|------------------------------------|-----------------------------------------------------------------------|--------------|------|
| V <sub>TERM</sub>                  | Terminal Voltage with Respect to GND                                  | −0.5 to +6.5 | V    |
| T <sub>STG</sub>                   | Storage Temperature                                                   | −65 to +150  | °C   |
| I <sub>OUT</sub>                   | DC Output Current                                                     | −50 to +50   | mA   |
| I <sub>IK</sub><br>I <sub>OK</sub> | Continuous Clamp Current,<br>V <sub>I</sub> < 0 or V <sub>O</sub> < 0 | −50          | mA   |
| I <sub>CC</sub><br>I <sub>SS</sub> | Continuous Current through each<br>V <sub>CC</sub> or GND             | ±100         | mA   |

### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## PIN DESCRIPTION


| Pin Names    | Description                                       |
|--------------|---------------------------------------------------|
| Ax           | Data Register A Inputs<br>Data Register B Outputs |
| Bx           | Data Register B Inputs<br>Data Register A Outputs |
| CLKAB, CLKBA | Clock Pulse Inputs                                |
| SAB, SBA     | Output Data Source Select Inputs                  |
| OE           | Output Enable Inputs                              |
| DIR          | Direction Control Inputs                          |

## FUNCTION TABLE<sup>(1)</sup>


| Inputs |     |        |        |     |     | Data I/O                   |                            | Operation or Function                 |
|--------|-----|--------|--------|-----|-----|----------------------------|----------------------------|---------------------------------------|
| OE     | DIR | CLKAB  | CLKBA  | SAB | SBA | Ax                         | Bx                         |                                       |
| X      | X   | ↑      | X      | X   | X   | Input                      | Unspecified <sup>(2)</sup> | Store A, B unspecified <sup>(2)</sup> |
| X      | X   | X      | ↑      | X   | X   | Unspecified <sup>(2)</sup> | Input                      | Store B, A unspecified <sup>(2)</sup> |
| H      | X   | ↑      | ↑      | X   | X   | Input                      | Input                      | Store A and B data                    |
| H      | X   | H or L | H or L | X   | X   | Input Disabled             | Input Disabled             | Isolation, hold storage               |
| L      | L   | X      | X      | X   | L   | Output                     | Input                      | Real time B data to A bus             |
| L      | L   | X      | H or L | X   | H   | Output                     | Input                      | Stored B data to A bus                |
| L      | H   | X      | X      | L   | X   | Input                      | Output                     | Real time A data to B bus             |
| L      | H   | H or L | X      | H   | X   | Input                      | Output                     | Stored A data to B bus                |

### NOTES:


- H = HIGH Voltage Level  
X = Don't Care  
L = LOW Voltage Level  
↑ = LOW-to-HIGH transition
- The data output functions may be enabled or disabled by various signals at the OE or DIR inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.




**REAL-TIME TRANSFER  
BUS B TO BUS A**



**REAL-TIME TRANSFER  
BUS A TO BUS B**



**STORAGE FROM  
A, B, OR A AND B**



**TRANSFER STORED DATA  
TO A AND/OR B**

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

| Symbol                              | Parameter                                              | Test Conditions                                                       |                                          | Min. | Typ. <sup>(1)</sup> | Max.     | Unit          |
|-------------------------------------|--------------------------------------------------------|-----------------------------------------------------------------------|------------------------------------------|------|---------------------|----------|---------------|
| $V_{IH}$                            | Input HIGH Voltage Level                               | $V_{CC} = 2.3\text{V}$ to $2.7\text{V}$                               |                                          | 1.7  | —                   | —        | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V}$ to $3.6\text{V}$                               |                                          | 2    | —                   | —        |               |
| $V_{IL}$                            | Input LOW Voltage Level                                | $V_{CC} = 2.3\text{V}$ to $2.7\text{V}$                               |                                          | —    | —                   | 0.7      | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V}$ to $3.6\text{V}$                               |                                          | —    | —                   | 0.8      |               |
| $I_{IH}$<br>$I_{IL}$                | Input Leakage Current                                  | $V_{CC} = 3.6\text{V}$                                                | $V_I = 0$ to $5.5\text{V}$               | —    | —                   | $\pm 5$  | $\mu\text{A}$ |
| $I_{OZH}$<br>$I_{OZL}$              | High Impedance Output Current<br>(3-State Output pins) | $V_{CC} = 3.6\text{V}$                                                | $V_O = 0$ to $5.5\text{V}$               | —    | —                   | $\pm 10$ | $\mu\text{A}$ |
| $I_{OFF}$                           | Input/Output Power Off Leakage                         | $V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 5.5\text{V}$             |                                          | —    | —                   | $\pm 50$ | $\mu\text{A}$ |
| $V_{IK}$                            | Clamp Diode Voltage                                    | $V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$                      |                                          | —    | -0.7                | -1.2     | V             |
| $V_H$                               | Input Hysteresis                                       | $V_{CC} = 3.3\text{V}$                                                |                                          | —    | 100                 | —        | mV            |
| $I_{CCL}$<br>$I_{CCH}$<br>$I_{CCZ}$ | Quiescent Power Supply Current                         | $V_{CC} = 3.6\text{V}$                                                | $V_{IN} = \text{GND}$ or $V_{CC}$        | —    | —                   | 10       | $\mu\text{A}$ |
|                                     |                                                        |                                                                       | $3.6 \leq V_{IN} \leq 5.5\text{V}^{(2)}$ | —    | —                   | 10       |               |
| $\Delta I_{CC}$                     | Quiescent Power Supply Current Variation               | One input at $V_{CC} - 0.6\text{V}$ , other inputs at $V_{CC}$ or GND |                                          | —    | —                   | 500      | $\mu\text{A}$ |

### NOTES:

- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.
- This applies in the disabled state only.

## OUTPUT DRIVE CHARACTERISTICS

| Symbol   | Parameter           | Test Conditions <sup>(1)</sup>          |                          | Min.           | Max. | Unit |
|----------|---------------------|-----------------------------------------|--------------------------|----------------|------|------|
| $V_{OH}$ | Output HIGH Voltage | $V_{CC} = 2.3\text{V}$ to $3.6\text{V}$ | $I_{OH} = -0.1\text{mA}$ | $V_{CC} - 0.2$ | —    | V    |
|          |                     | $V_{CC} = 2.3\text{V}$                  | $I_{OH} = -6\text{mA}$   | 2              | —    |      |
|          |                     | $V_{CC} = 2.3\text{V}$                  | $I_{OH} = -12\text{mA}$  | 1.7            | —    |      |
|          |                     | $V_{CC} = 2.7\text{V}$                  |                          | 2.2            | —    |      |
|          |                     | $V_{CC} = 3\text{V}$                    |                          | 2.4            | —    |      |
|          |                     | $V_{CC} = 3\text{V}$                    | $I_{OH} = -24\text{mA}$  | 2.2            | —    |      |
| $V_{OL}$ | Output LOW Voltage  | $V_{CC} = 2.3\text{V}$ to $3.6\text{V}$ | $I_{OL} = 0.1\text{mA}$  | —              | 0.2  | V    |
|          |                     | $V_{CC} = 2.3\text{V}$                  | $I_{OL} = 6\text{mA}$    | —              | 0.4  |      |
|          |                     |                                         | $I_{OL} = 12\text{mA}$   | —              | 0.7  |      |
|          |                     | $V_{CC} = 2.7\text{V}$                  | $I_{OL} = 12\text{mA}$   | —              | 0.4  |      |
|          |                     | $V_{CC} = 3\text{V}$                    | $I_{OL} = 24\text{mA}$   | —              | 0.55 |      |

### NOTE:

- $V_{IH}$  and  $V_{IL}$  must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate  $V_{CC}$  range.  
 $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

## OPERATING CHARACTERISTICS, $V_{CC} = 3.3V \pm 0.3V$ , $T_A = 25^\circ C$

| Symbol | Parameter                                                      | Test Conditions           | Typical | Unit |
|--------|----------------------------------------------------------------|---------------------------|---------|------|
| CPD    | Power Dissipation Capacitance per Transceiver Outputs enabled  | $C_L = 0pF$ , $f = 10MHz$ | 75      | pF   |
| CPD    | Power Dissipation Capacitance per Transceiver Outputs disabled |                           | 9       |      |

## SWITCHING CHARACTERISTICS<sup>(1)</sup>

| Symbol                 | Parameter                                    | $V_{CC} = 2.7V$ |      | $V_{CC} = 3.3V \pm 0.3V$ |      | Unit |
|------------------------|----------------------------------------------|-----------------|------|--------------------------|------|------|
|                        |                                              | Min.            | Max. | Min.                     | Max. |      |
| $f_{MAX}$              |                                              | 150             | —    | 150                      | —    | MHz  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>Ax to Bx or Bx to Ax    | —               | 7.9  | 1.4                      | 7.4  | ns   |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>CLK to Ax or Bx         | —               | 8.8  | 1.3                      | 8.4  | ns   |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay<br>SBA or SAB to Ax or Bx  | —               | 9.9  | 1.4                      | 8.6  | ns   |
| $t_{PZH}$<br>$t_{PZL}$ | Output Enable Time<br>$\overline{OE}$ to Ax  | —               | 10.2 | 1                        | 8.2  | ns   |
| $t_{PZH}$<br>$t_{PZL}$ | Output Enable Time<br>DIR to Bx              | —               | 10.4 | 1.2                      | 8.3  | ns   |
| $t_{PHZ}$<br>$t_{PLZ}$ | Output Disable Time<br>$\overline{OE}$ to Ax | —               | 8.9  | 1                        | 7.5  | ns   |
| $t_{PHZ}$<br>$t_{PLZ}$ | Output Disable Time<br>DIR to Bx             | —               | 8.7  | 1.1                      | 7.9  | ns   |
| $t_W$                  | Pulse Duration                               | 3.3             | —    | 3.3                      | —    | ns   |
| $t_{SU}$               | Set-up Time, data before CLK $\uparrow$      | 1.6             | —    | 1.5                      | —    | ns   |
| $t_H$                  | Hold Time, data after CLK $\uparrow$         | 1.7             | —    | 1.7                      | —    | ns   |
| $t_{SK(0)}$            | Output Skew <sup>(2)</sup>                   | —               | —    | —                        | 500  | ps   |


### NOTES:

- See TEST CIRCUITS AND WAVEFORMS.  $T_A = -40^\circ C$  to  $+85^\circ C$ .
- Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

| Symbol            | V <sub>CC</sub> <sup>(1)</sup> =3.3V±0.3V | V <sub>CC</sub> <sup>(1)</sup> =2.7V | V <sub>CC</sub> <sup>(2)</sup> =2.5V±0.2V | Unit |
|-------------------|-------------------------------------------|--------------------------------------|-------------------------------------------|------|
| V <sub>LOAD</sub> | 6                                         | 6                                    | 2 x V <sub>CC</sub>                       | V    |
| V <sub>IH</sub>   | 2.7                                       | 2.7                                  | V <sub>CC</sub>                           | V    |
| V <sub>T</sub>    | 1.5                                       | 1.5                                  | V <sub>CC</sub> / 2                       | V    |
| V <sub>LZ</sub>   | 300                                       | 300                                  | 150                                       | mV   |
| V <sub>HZ</sub>   | 300                                       | 300                                  | 150                                       | mV   |
| C <sub>L</sub>    | 50                                        | 50                                   | 30                                        | pF   |



Test Circuit for All Outputs

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.


R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>r</sub> ≤ 2.5ns; t<sub>f</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>r</sub> ≤ 2ns; t<sub>f</sub> ≤ 2ns.

### SWITCH POSITION

| Test                                    | Switch            |
|-----------------------------------------|-------------------|
| Open Drain<br>Disable Low<br>Enable Low | V <sub>LOAD</sub> |
| Disable High<br>Enable High             | GND               |
| All Other Tests                         | Open              |




$$tsK(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$


Output Skew - tsK(x)

#### NOTES:

1. For tsK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsK(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

IDT XX LVC X XXXX XX  
Temp. Range Bus-Hold Device Type Package

|       |                                                                            |
|-------|----------------------------------------------------------------------------|
| SO    | Small Outline IC (gull wing)                                               |
| PY    | Shrink Small Outline Package                                               |
| Q     | Quarter Size Small Outline Package                                         |
| PG    | Thin Shrink Small Outline Package                                          |
| 646A  | Octal Bus Transceiver and Register with 3-State Outputs, $\pm 24\text{mA}$ |
| Blank | No Bus-Hold                                                                |
| 74    | $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$                             |



**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
logichelp@idt.com  
(408) 654-6459