


### STD60NH03L

## N-CHANNEL 30V - 0.0075Ω - 60A - DPAK STripFET™ III POWER MOSFET

### **PRELIMINARY DATA**

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD60NH03L	30 V	< 0.009Ω	60 A

- TYPICAL  $R_{DS}(on) = 0.0075\Omega$  @ 10 V
- TYPICAL  $R_{DS}(on) = 0.009\Omega$  @ 5 V
- R<sub>DS(ON)</sub> \* Q<sub>g</sub> INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")




### **DESCRIPTION**

The **STD60NH03L** utilizes the latest advanced design rules of ST's proprietary STripFET™ technology. This is suitable for the most demanding DC-DC converter application where high efficiency is to be achieved.

### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTERS



### **ORDERING INFORMATION**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STD60NH03LT4	D60NH03L	DPAK	TAPE & REEL

July 2003 1/8

### STD60NH03L

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	30	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	60	А
ΙD	Drain Current (continuous) at T <sub>C</sub> = 100°C	43	А
I <sub>DM</sub> (1)	Drain Current (pulsed)	240	А
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	70	
	Derating Factor 0.47		W/°C
E <sub>AS</sub> (2)	Single Pulse Avalanche Energy	300	
T <sub>stg</sub>	Storage Temperature -55 to 175		°C
Tj	Max. Operating Junction Temperature	-55 to 175	°C

### **THERMAL DATA**

Rthj-case	Thermal Resistance Junction-case Max	2.14	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	100	°C/W
T <sub>I</sub>	Maximum Lead Temperature for Soldering Purpose	275	°C

# **ELECTRICAL CHARACTERISTICS** (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1			
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A V <sub>GS</sub> = 5 V, I <sub>D</sub> = 30 A		0.0075 0.009	0.009 0.017	Ω Ω

2/8

### **ELECTRICAL CHARACTERISTICS** (CONTINUED)

### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min. Typ. Max.		Unit	
g <sub>fs</sub> (3)	Forward Transconductance	V <sub>DS</sub> = 15 V , I <sub>D</sub> = 30 A		TBD		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 10V, f = 1 MHz, V <sub>GS</sub> = 0		2200		pF
$C_{oss}$	Output Capacitance			380		pF
$C_{rss}$	Reverse Transfer Capacitance			49		pF
$R_{G}$	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.5		Ω

### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 30 A		21		ns
t <sub>r</sub>	Rise Time	$R_G = 4.7\Omega V_{GS} = 5 V$ (see test circuit, Figure 3)		95		ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 15 \text{ V}, I_{D} = 60 \text{ A},$ $V_{GS} = 5 \text{ V}$		15.7 8.3 3.4	21	nC nC nC
Q <sub>gls</sub> (4)	Third-Quadrant Gate Charge	V <sub>DS</sub> < 0 V, V <sub>GS</sub> = 5 V, I <sub>D</sub> = 60 A		15		nC

### **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off-Delay Time Fall Time	$V_{DD} = 15 \text{ V}, I_D = 30 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 5 \text{ V}$ (see test circuit, Figure 3)		19 15		ns ns


### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				60	Α
I <sub>SDM</sub> (1)	Source-drain Current (pulsed)				240	Α
V <sub>SD</sub> (3)	Forward On Voltage	I <sub>SD</sub> = 30 A, V <sub>GS</sub> = 0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 60 A, di/dt = 100A/µs, $V_{DD}$ = 20 V, $T_j$ = 150°C (see test circuit, Figure 5)		32 51 3.2		ns nC A


- Pulse width limited by safe operating area
   Starting T<sub>j</sub> = 25°C, I<sub>D</sub> = 30A, V<sub>DD</sub> = 20V
   Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
   Gate charge for Syncronous Operation. See Appendix A

**A**7/.

Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



4/8

### **TO-252 (DPAK) MECHANICAL DATA**

DIM.		mm			inch	
J	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.20		2.40	0.087		0.094
A1	0.90		1.10	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.90	0.025		0.035
B2	5.20		5.40	0.204		0.213
С	0.45		0.60	0.018		0.024
C2	0.48		0.60	0.019		0.024
D	6.00		6.20	0.236		0.244
Е	6.40		6.60	0.252		0.260
G	4.40		4.60	0.173		0.181
Н	9.35		10.10	0.368		0.398
L2		0.8			0.031	
L4	0.60		1.00	0.024		0.039
V2	0°		8°	0°		0°




**\_\_\_\_** 


### **DPAK FOOTPRINT**

# 6.7 1.8 3.0 1.6 2.3 1.6 All dimensions are in millimeters

### **TUBE SHIPMENT (no suffix)\***



### TAPE AND REEL SHIPMENT (suffix "T4")\*



**TRL** 

FEED DIRECTION\_

0

000000

0

\* on sales type

P0

P1

P2

R

W

3.9

7.9

1.9

40

15.7

4.1

8.1

2.1

16.3

0.153

0.311

0.075

1.574

0.618

0.161

0.319

0.082

0.641

6/8

R min.

Bending radius

### **Appendix A: Buck Converter Power Losses Estimation**

### **DESCRIPTION**

The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

# Vin Control IC G Vo

### The low side (SW2) device requires:

- Very low RDS(on) to reduce conduction losses
- Small  $\mathbf{Q}_{\text{gls}}$  to reduce the gate charge losses
- Small  $C_{\text{oss}}$  to reduce losses due to output capaci tance
- Small  $\mathbf{Q}_{\mathrm{rr}}$  to reduce losses on SW1 during its turn-on
- The C<sub>gd</sub>/C<sub>gs</sub> ratio lower than V<sub>th</sub>/V<sub>GG</sub> ratio especially with low drain to source voltage to avoid the cross conduction phenomenon

### The high side (SW1) device requires:

- Small  $R_{\rm g}$  and  $L_{\rm S}$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small  $\mathbf{Q}_{\mathbf{g}}$  to have a faster commutation and to reduce gate charge losses
- Low R<sub>DS(on)</sub> to reduce the conduction losses

		High Side Switch (SW1)	Low Side Switch (SW2)
Peonduction		$R_{DS(on)SW}^{*} I_L^2 * \delta$	$R_{DS(on)SW2} * I_L^2 * (1-\delta)$
Pswitchi	ng	$V_{\text{in}} * (Q_{\text{gsth(SW1)}} + Q_{\text{gd(SW1)}}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P <sub>diode</sub>	Recovery	Not Applicable	$^{1}V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not Applicable	$V_{\text{f(SW2)}}*I_{\text{L}}*t_{\text{deadtime}}*f$
Pgate(Q	,)	$Q_{g(SW1)} * V_{gg} * f$	$Q_{\rm gls(SW2)}\!\!*\!V_{\rm gg}\!\!*\!f$
P <sub>Qoss</sub>		$\frac{\underline{V_{in}} * Q_{oss(SWI)} * f}{2}$	$\frac{V_{\text{in}} * Q_{\text{oss(SW2)}} * f}{2}$

Parameter	Meaning
δ	Duty-Cycle
Q <sub>gsth</sub>	Post Threshold Gate Charge
Q <sub>gls</sub>	Third Quadrant Gate Charge
Pconduction	On State Losses
Pswitching	On-off Transition Losses
Pdiode	Conduction and Reverse Recovery Diode Losses
Pdiode	Gate Drive Losses
P <sub>Qoss</sub>	Output Capacitance Losses

<sup>&</sup>lt;sup>1</sup> Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

**477**. 8/8