## AN8018SA

## 1.8-volt 2-channel step-up, step-down, or inverting DC-DC converter control IC

## Overview

The AN8018SA is a two-channel PWM DC-DC converter control IC that features low-voltage operation.

This IC can obtain the step-up, step-down and inverting voltages with a small number of external components.

The minimum operating voltage is as low as 1.8 V so that it can operate with two dry batteries. In addition, since it uses the 16-pin surface mounting type package with 0.65 mm pitch, it is suitable for miniaturized highly efficient potable power supply.

## - Features

- Wide operating supply voltage range ( 1.8 V to 14 V )
- Incorporating a high precision reference voltage circuit (allowance: $\pm 2 \%$ )
- Control in a wide output frequency range is possible ( 20 kHz to 1 MHz ).
- Built-in wideband error amplifier (single gain bandwidth 10 MHz typical)
- Built-in timer latch short-circuit protection circuit (charge current $1.1 \mu \mathrm{~A}$ typical)
- Incorporating the under-voltage lock-out circuit (U.V.L.O.) (circuit operation-starting voltage 1.67 V typical)
- Dead-time is variable.
- Flatness of switching current can be obtained by staggering the turn-on timing of each channel.
- Built-in unlatch function

When DT1 pin is low level, or DT2 pin is high level, independent turn-off is possible.

- Incorporating a on/off control function
(active-high control input, standby mode current: $5 \mu \mathrm{~A}$ maximum)
- Parallel operation is possible.
- Output block
- Totem pole 1 output
- Output source-current: -50 mA maximum (Constant current output with a less supply voltage fluctuation is possible by connecting an external resistor to pin 11)
- Output sink-current: +80 mA maximum
- Open-collector 1 output
- Output current: 50 mA maximum


## Applications

- LCD displays, digital still cameras, and PDAs


## ■ Block Diagram



Pin Descriptions

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | OSC | Pin for oscillation timing resistor and capacitor connection | 8 | GND | Grounding pin |
|  |  |  | 9 | $\mathrm{V}_{\text {CC }}$ | Power supply voltage application pin |
| 2 | S.C.P. | Pin for connecting the time constant setting capacitor for short-circuit protection | 10 | Out2 | Out2 block push-pull type output pin |
|  |  |  | 11 | RB2 | Out2 block output source current |
| 3 | $\mathrm{IN}+1$ | Error amplifier 1 block noninverting input pin |  |  | setting resistor connection p |
|  |  |  | 12 | DT2 | PWM2 block dead-time setting pin |
| 4 | IN-1 | Error amplifier 1 block inverting input pin | 13 | FB2 | Output pin of error amplifier 2 block |
| 5 | FB1 | Output pin of error amplifier 1 block | 14 | $\mathrm{IN}+2$ | Error amplifier 2 block inverting input |
| 6 | DT1 | PWM1 block dead-time setting pin |  |  | pin |
| 7 | Out1 | Out1 block open-collector type output pin | 15 | Off | On/off control pin |
|  |  |  | 16 | $\mathrm{V}_{\text {REF }}$ | Reference voltage output pin |

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 15 | V |
| Off terminal allowable application voltage | $\mathrm{V}_{\mathrm{OFF}}$ | 15 | V |
| IN+1 terminal allowable application voltage ${ }^{* 2}$ | $\mathrm{~V}_{\text {IN+1 }}$ | 6 | V |
| IN-1 terminal allowable application voltage ${ }^{* 2}$ | $\mathrm{~V}_{\mathrm{IN}-1}$ | 6 | V |
| IN+2 terminal allowable application voltage ${ }^{* 2}$ | $\mathrm{~V}_{\text {IN+2 }}$ | 6 | V |
| Out1 terminal allowable application voltage | $\mathrm{V}_{\mathrm{OUT}}$ | 15 | V |
| Supply current | $\mathrm{I}_{\mathrm{CC}}$ | - | mA |
| Out1 terminal output current | $\mathrm{I}_{\mathrm{O}}$ | +50 | mA |
| Out2 terminal source current | $\mathrm{I}_{\mathrm{SO}(\mathrm{OUT})}$ | -50 | mA |
| Out2 terminal sink current | $\mathrm{I}_{\mathrm{SI}(\mathrm{OUT})}$ | +80 | mA |
| Power dissipation ${ }^{* 1}$ | $\mathrm{P}_{\mathrm{D}}$ | 135 | mW |
| Operating ambient temperature | $\mathrm{T}_{\text {opr }}$ | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note) 1. Do not apply external currents or voltages to any pins not specifically mentioned.
For the circuit currents, ' + ' denotes current flowing into the IC, and ' - ' denotes current flowing out of the IC.
2. Except for the power dissipation, operating ambient temperature and storage temperature, all ratings are for $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$.
3. $* 1: \mathrm{T}_{\mathrm{a}}=85^{\circ} \mathrm{C}$. For the independent IC without a heat sink. Note that applications must observe the derating curve for the relationship between the IC power consumption and the ambient temperature.
*2: $\mathrm{V}_{\mathrm{IN}-1}, \mathrm{~V}_{\mathrm{IN}-1}, \mathrm{~V}_{\mathrm{IN}+2}=\mathrm{V}_{\mathrm{CC}}$ when $\mathrm{V}_{\mathrm{CC}}<6 \mathrm{~V}$.

## Recommended Operating Range

| Parameter | Symbol | Range | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 1.8 to 14 | V |
| Off control terminal application voltage | $\mathrm{V}_{\mathrm{OFF}}$ | 0 to 14 | V |
| Output source current | $\mathrm{I}_{\mathrm{SO}(\mathrm{OUT})}$ | -40 (minimum) | mA |
| Output sink current | $\mathrm{I}_{\mathrm{SI}(\mathrm{OUT})}$ | 70 (maximum) | mA |
| Timing resistance | $\mathrm{R}_{\mathrm{T}}$ | 1 to 51 | $\mathrm{k} \Omega$ |
| Timing capacitance | $\mathrm{C}_{\mathrm{T}}$ | 100 to 10000 | pF |
| Oscillation frequency | $\mathrm{f}_{\mathrm{OUT}}$ | 20 to 1000 | kHz |
| Short-circuit protection time constant <br> setting capacitance | $\mathrm{C}_{\mathrm{SCP}}$ | 1000 (minimum) | pF |
| Output current setting resistance | $\mathrm{R}_{\mathrm{B}}$ | 180 to 15000 | $\Omega$ |

Electrical Characteristics at $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{C}_{\mathrm{REF}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Reference voltage block | $\mathrm{V}_{\mathrm{REF}}$ | $\mathrm{I}_{\mathrm{REF}}=-0.1 \mathrm{~mA}$ | 1.166 | 1.19 | 1.214 | V |
| Reference voltage | Line | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 14 V | - | 15 | 30 | mV |
| Input regulation with input fluctuation | Load | $\mathrm{I}_{\mathrm{REF}}=-0.1 \mathrm{~mA}$ to -1 mA | -20 | -5 | - | mV |
| Load regulation |  |  |  |  |  |  |

Electrical Characteristics at $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{C}_{\mathrm{REF}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U.V.L.O. block |  |  |  |  |  |  |
| Circuit operation start voltage | $\mathrm{V}_{\text {UON }}$ |  | 1.59 | 1.67 | 1.75 | V |
| Error amplifier 1 block |  |  |  |  |  |  |
| Input offset voltage | $\mathrm{V}_{\text {IO }}$ |  | -6 | - | +6 | mV |
| Common-mode input voltage range | $\mathrm{V}_{\text {ICR }}$ |  | 0.3 | - | 0.7 | V |
| Input bias current 1 | $\mathrm{I}_{\mathrm{B} 1}$ |  | -0.6 | -0.2 | - | $\mu \mathrm{A}$ |
| High-level output voltage 1 | $\mathrm{V}_{\text {EH1 }}$ |  | 0.83 | 0.93 | 1.03 | V |
| Low-level output voltage 1 | $\mathrm{V}_{\text {ELI }}$ |  | - | - | 0.2 | V |
| Output source current 1 | $\mathrm{I}_{\text {SO(FB) } 1}$ |  | -61 | -47 | -33 | $\mu \mathrm{A}$ |
| Output sink current 1 | $\mathrm{I}_{\text {Sl(FB) }}$ |  | 33 | 47 | 61 | $\mu \mathrm{A}$ |
| Error amplifier 2 block |  |  |  |  |  |  |
| Input threshold voltage | $\mathrm{V}_{\text {TH }}$ |  | 1.16 | 1.19 | 1.22 | V |
| Input bias current 2 | $\mathrm{I}_{\mathrm{B} 2}$ |  | - | 0.2 | 0.8 | $\mu \mathrm{A}$ |
| High-level output voltage 2 | $\mathrm{V}_{\mathrm{EH} 2}$ |  | 0.83 | 0.93 | 1.03 | V |
| Low-level output voltage 2 | $\mathrm{V}_{\text {EL2 }}$ |  | - | - | 0.2 | V |
| Output source current 2 | $\mathrm{I}_{\mathrm{SO}(\mathrm{FB}) 2}$ |  | -61 | -47 | -33 | $\mu \mathrm{A}$ |
| Output sink current 2 | $\mathrm{I}_{\mathrm{Sl}(\mathrm{FB}) 2}$ |  | 33 | 47 | 61 | $\mu \mathrm{A}$ |
| Oscillator block |  |  |  |  |  |  |
| Output off threshold voltage | $\mathrm{V}_{\text {TH(OSC) }}$ |  | 0.8 | 0.9 | 1.0 | V |
| Output 1 block |  |  |  |  |  |  |
| Oscillation frequency 1 | $\mathrm{f}_{\text {OUT1 }}$ | $\mathrm{R}_{\mathrm{T}}=12 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=330 \mathrm{pF}$ | 185 | 205 | 225 | kHz |
| Output duty ratio 1 | $\mathrm{Du}_{1}$ |  | 75 | 80 | 85 | \% |
| Output saturation voltage | $\mathrm{V}_{\text {O(SAT }}$ | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ | - | - | 0.5 | V |
| Output leak current | $\mathrm{I}_{\text {OLE }}$ | $\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Output 2 block |  |  |  |  |  |  |
| Oscillation frequency 2 | $\mathrm{f}_{\text {out2 }}$ | $\mathrm{R}_{\mathrm{T}}=12 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=330 \mathrm{pF}$ | 185 | 205 | 225 | kHz |
| Output duty ratio 2 | $\mathrm{Du}_{2}$ |  | 72 | 77 | 82 | \% |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{O}}=-10 \mathrm{~mA}, \mathrm{R}_{\mathrm{B}}=820 \Omega$ | 1.4 | - | - | V |
| Low-level output voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{R}_{\mathrm{B}}=820 \Omega$ | - | - | 0.2 | V |
| Output source current | $\mathrm{I}_{\text {SO(OUT })}$ | $\mathrm{V}_{\mathrm{O}}=0.7 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}=820 \Omega$ | -40 | -30 | -20 | mA |
| Output sink current | $\mathrm{I}_{\text {SIIOUT }}$ | $\mathrm{V}_{\mathrm{O}}=0.7 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}=820 \Omega$ | 20 | - | - | mA |
| Pull-down resistance | $\mathrm{R}_{\mathrm{O}}$ |  | 20 | 30 | 40 | $\mathrm{k} \Omega$ |
| PWM1 block |  |  |  |  |  |  |
| Output full-off input threshold voltage 1 | $\mathrm{V}_{\text {T0-1 }}$ | Duty $=0 \%$ | - | 0.28 | 0.30 | V |
| Output full-on input threshold voltage 1 | $\mathrm{V}_{\text {T100-1 }}$ | Duty $=100 \%$ | 0.65 | 0.72 | - | V |
| Input current 1 | $\mathrm{I}_{\mathrm{DT} 1}$ | $\mathrm{V}_{\text {DT } 1}=0.4 \mathrm{~V}$ | -1.1 | -0.5 | - | $\mu \mathrm{A}$ |

Electrical Characteristics at $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{C}_{\text {REF }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM2 block |  |  |  |  |  |  |
| Output full-off input threshold voltage 2 | $\mathrm{V}_{\mathrm{T0}-2}$ | Duty $=0 \%$ | 0.65 | 0.72 | - | V |
| Output full-on input threshold voltage 2 | $\mathrm{V}_{\mathrm{T} 100-2}$ | Duty $=100 \%$ | - | 0.28 | 0.30 | V |
| Input current 2 | $\mathrm{I}_{\text {DT2 }}$ | $\mathrm{V}_{\text {DT2 }}=0 \mathrm{~V}$ | -1.1 | -0.5 | - | $\mu \mathrm{A}$ |
| Unlatch circuit 1 block |  |  |  |  |  |  |
| Input threshold voltage 1 | $\mathrm{V}_{\text {THUL1 }}$ |  | 0.15 | 0.20 | 0.25 | V |
| Unlatch circuit 2 block |  |  |  |  |  |  |
| Input threshold voltage 2 | $\mathrm{V}_{\text {THUL2 }}$ |  | 0.8 | 0.9 | 1.0 | V |
| Short-circuit protection circuit block |  |  |  |  |  |  |
| Input standby voltage | $\mathrm{V}_{\text {STBY }}$ |  | - | 60 | 120 | mV |
| Input threshold voltage 1 | $\mathrm{V}_{\text {THPC1 }}$ |  | 0.8 | 0.9 | 1.0 | V |
| Input threshold voltage 2 | $\mathrm{V}_{\text {THPC2 }}$ |  | 0.17 | 0.22 | 0.27 | V |
| Input latch voltage | $\mathrm{V}_{\text {IN }}$ |  | - | 60 | 120 | mV |
| Charge current | $\mathrm{I}_{\text {CHG }}$ | $\mathrm{V}_{\mathrm{SCP}}=0 \mathrm{~V}$ | -1.43 | -1.1 | -0.77 | $\mu \mathrm{A}$ |
| On/off control block |  |  |  |  |  |  |
| Input threshold voltage | $\mathrm{V}_{\mathrm{ON}(\mathrm{TH})}$ |  | 0.8 | 1.0 | 1.3 | V |
| Whole device |  |  |  |  |  |  |
| Output off consumption current | $\mathrm{I}_{\mathrm{CC}(\mathrm{OFF})}$ | $\mathrm{R}_{\mathrm{B}}=820 \Omega$, duty $=0 \%$ | - | 5.7 | 8.0 | mA |
| Latch mode consumption current | $\mathrm{I}_{\mathrm{CC}(\mathrm{LA})}$ | $\mathrm{R}_{\mathrm{B}}=820 \Omega$ | - | 5.6 | 7.8 | mA |
| Standby current | $\mathrm{I}_{\mathrm{CC}(\mathrm{SB})}$ |  | - | - | 1 | $\mu \mathrm{A}$ |

## - Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference voltage block |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ temperature characteristics | $\mathrm{V}_{\text {REFAT }}$ | $\mathrm{T}_{\mathrm{a}}=-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -1 | - | +1 | \% |
| Over-current protection drive current | $\mathrm{I}_{\mathrm{OC}}$ |  | - | -11 | - | mA |
| U.V.L.O. block |  |  |  |  |  |  |
| Reset voltage | $\mathrm{V}_{\mathrm{R}}$ |  | - | 0.8 | - | V |
| Error amplifier 1/2 blocks |  |  |  |  |  |  |
| $\mathrm{V}_{\text {TH }}$ temperature characteristics | $\mathrm{V}_{\text {THat }}$ | $\mathrm{T}_{\mathrm{a}}=-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -0.3 | - | +0.3 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Open-loop gain | $\mathrm{A}_{\mathrm{V}}$ |  | - | 57 | - | dB |
| Single gain bandwidth | $\mathrm{f}_{\text {BW }}$ |  | - | 10 | - | MHz |
| Output 1/2 blocks |  |  |  |  |  |  |
| Frequency supply voltage characteristics | $\mathrm{f}_{\mathrm{dv}}$ |  | -1 | - | +1 | \% |
| Frequency temperature characteristics | $\mathrm{f}_{\text {dT }}$ |  | -3 | - | +3 | \% |

Electrical Characteristics at $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}, \mathrm{C}_{\mathrm{REF}}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

- Design reference data (continued)

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output 2 block | $\mathrm{V}_{\mathrm{B}}$ |  | - | 0.36 | - | V |
| RB terminal voltage | $\mathrm{V}_{\mathrm{THL}}$ |  | - | 1.19 | - | V |
| Short-circuit protection block |  |  |  |  |  |  |
| Comparator threshold voltage |  |  |  |  |  |  |
| On/off control block | $\mathrm{I}_{\mathrm{OFF}}$ |  | - | 23 | - | $\mu \mathrm{A}$ |
| Off terminal current |  |  |  |  |  |  |

## Terminal Equivalent Circuits

| Pin No. | Equivalent circuit | Description | I/O |
| :---: | :---: | :---: | :---: |
| 1 |  | OSC: <br> The terminal used for connecting a timing capacitor/resistor to set oscillation frequency. Use a capacitance value within the range of 100 pF to 10000 pF and a resistance value within the range of $3 \mathrm{k} \Omega$ to $30 \mathrm{k} \Omega$. Use an oscillation frequency in the range of 20 kHz to 1 MHz . When operating the circuit in parallel and synchronously, the channel 2 output stops when this pin becomes 0.9 V or more. (Refer to the "Application Notes, [7]" section.) | O |
| 2 |  | S.C.P.: <br> The terminal for connecting a capacitor to set the time constant of the timer latch short-circuit protection circuit. Use a capacitance value in the range of 1000 pF or more. The charge current $\mathrm{I}_{\mathrm{CHG}}$ is $1.1 \mu \mathrm{~A}$ typical. | O |
| 3 |  | $\mathrm{IN}+1$ : <br> The noninverting input pin for error amplifier 1 block. | I |
| 4 |  | IN-1: <br> The inverting input pin for error amplifier 1 block. | I |
| 5 |  | FB1: <br> The output pin for error amplifier 1 block. <br> The source current is $-47 \mu \mathrm{~A}$ and the sink current is $47 \mu \mathrm{~A}$. <br> Correct the frequency characteristics of the gain and the phase by connecting a resistor and a capacitor between this terminal and GND. | O |

Terminal Equivalent Circuits (continued)
Pin No.

Terminal Equivalent Circuits (continued)

| Pin No. | Description | I |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 12 |  |  |

## Usage Notes

[1] The loss P of this IC increases in proportion to the supply voltage. Use the IC so as not to exceed the allowable power dissipation of package $P_{D}$.
Reference formula:

$$
\begin{aligned}
& \mathrm{P}=\mathrm{V}_{\mathrm{O}(\mathrm{SAT}) 1} \times \mathrm{I}_{\mathrm{OUT} 1} \times \mathrm{Du}_{1}+\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BEQ} 2}\right) \times \mathrm{I}_{\mathrm{SO}(\mathrm{OUT})} \times \mathrm{Du}_{2}+\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}}<\mathrm{P}_{\mathrm{D}} \\
& \mathrm{~V}_{\mathrm{O}(\mathrm{SAT}) 1} \text { : Out1 terminal saturation voltage ( } 0.5 \mathrm{~V} \text { maximum at } \mathrm{I}_{\mathrm{OUT} 1}=30 \mathrm{~mA} \text { ) } \\
& \mathrm{I}_{\mathrm{OUT} 1} \text { : Out1 terminal output current }\left(=\left\{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BEQ} 1}-\mathrm{V}_{\mathrm{O}(\mathrm{SAT}) 1}\right\} / \mathrm{R}_{\mathrm{O} 1}\right) \\
& \mathrm{Du}_{1} \text { : Output1 duty ratio } \\
& \mathrm{V}_{\mathrm{BEQ} 2} \text { : Base-emitter voltage of npn transistor Q2 } \\
& \mathrm{I}_{\text {SO(OUT) }} \text { : Out2 terminal output source current } \\
& \text { (set by RB, } \mathrm{I}_{\text {SO(OUT) }}=40 \mathrm{~mA} \text { maximum at } \mathrm{RB} 2=820 \Omega \text { ) } \\
& \mathrm{Du}_{2} \quad \text { : Output2 duty ratio } \\
& \mathrm{I}_{\mathrm{CC}} \quad: \mathrm{V}_{\mathrm{CC}} \text { terminal current }\left(8.0 \mathrm{~mA} \text { maximum but at } \mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}\right)
\end{aligned}
$$

[2] Since the output 2 of the AN8018SA is assuming the bipolar transistor driving, it is necessary to pay attention to the following points when directly driving $n$-channel MOSFET.

1. Select an $n$-channel MOSFET having a low input capacitance

The AN8018SA is of the constant-current ( 50 mA maximum) output source-current type circuit assuming the bipolar transistor driving. Also, its sink current capability is around 80 mA maximum. For those reason, it is necessary to pay attention to the increase of loss due to the extension of the output rise time and the output fall time.

If any problem arises, there is a method to solve it by amplifying with inverters as shown in figure 1.
2. Select an n-channel MOSFET having a low gate threshold value

The output high-level voltage of Out2 pin of the AN8018SA is $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ minimum, so that it is necessary to select a low $\mathrm{V}_{\mathrm{T}}$ MOSFET having a sufficiently low on-state resistance in accordance with the using operating supply voltage.

If a larger $\mathrm{V}_{\mathrm{GS}}$ is desired, there is a method to apply the double-voltage of the input to the IC's $V_{\mathrm{CC}}$ pin by using the transformer as shown in figure 2.


Figure 1. Output bootstrap circuit example


Figure 2. Gate drive voltage increasing method
[3] In order to realize a low noise and high efficiency, a care should be taken in the following points in designing the board layout.

1. The wiring for ground line should be taken as wide as possible and grounded separately from the power system.
2. The input filter capacitor should be arranged in a place as close to $\mathrm{V}_{\mathrm{CC}}$ and GND pin as possible so as not to allow switching noise to enter into the IC inside.
3. The wiring between the Out terminal and switching device (transistor or MOSFET) should be as short as possible to obtain a clean switching waveform.
4. In wiring the detection resistor of the output voltage, the wiring for the low impedance side should be longer.
[4] There is a case in which this IC does not start charging to the S.C.P. capacitor when the output is short-circuited due to the malfunction of U.V.L.O. circuit biased by $\mathrm{V}_{\mathrm{CC}}$ that has ripples generated by turning on and off of the switching transistor. The allowable range of the $\mathrm{V}_{\mathrm{CC}}$ ripple is as shown in the following figure. Reduce the $\mathrm{V}_{\mathrm{CC}}$ ripple by inserting a capacitor near the $\mathrm{V}_{\mathrm{CC}}$ terminal and GND terminal of this IC so that the $\mathrm{V}_{\mathrm{CC}}$ ripple is in this allowable range. However, this allowable range is design reference value and not the guaranteed value.

Usage Notes (continued)
[4] (continued)


Application Notes
[1] $\mathrm{P}_{\mathrm{D}}-\mathrm{T}_{\mathrm{a}}$ curves of SSOP016-P-0225A

$$
\mathrm{P}_{\mathrm{D}}-\mathrm{T}_{\mathrm{a}}
$$


[2] Main characteristics

$\mathrm{T}_{\mathrm{a}}\left({ }^{\circ} \mathrm{C}\right)$

Frequency characteristics


Application Notes (continued)
[2] Main characteristics (continued)


Application Notes (continued)
[3] Timing chart (inside waveform)


## Application Notes (continued)

## [4] Function descriptions

1. Reference voltage block

This block is composed of the band gap circuit, and outputs the temperature compensated 1.19 V reference voltage. The reference voltage is stabilized when the supply voltage is 1.8 V or more. The reference voltage is also used as the reference voltage for the error amplifier 2 block.
2. Triangular wave oscillation block

The sawtooth-waveform-like triangular wave having a peak of approximately 0.7 V and a trough of approximately 0.2 V can be generated by connecting the timing capacitor $\mathrm{C}_{\mathrm{T}}$ and resistor $\mathrm{R}_{\mathrm{T}}$ to the OSC terminal (pin 1). The oscillation frequency can be freely set by the value of $\mathrm{C}_{\mathrm{T}}$ and $\mathrm{R}_{\mathrm{T}}$ to be connected externally. The usable oscillation frequency is from 20 kHz to the maximum 1 MHz . The triangular wave is connected with the inverting input of PWM comparator for channel 1 side and the noninverting input of PWM comparator for channel 2 side within the IC inside. Rough calculation of oscillation frequency can be calculated by the following equation.


Figure 1. Triangular wave oscillation waveform

$$
\mathrm{f}_{\mathrm{OSC}} \approx-\frac{1}{\mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{T}} \times \ln \frac{\mathrm{V}_{\mathrm{OSCL}}}{\mathrm{~V}_{\mathrm{OSCH}}}} \approx 0.8 \times \frac{1}{\mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{T}}}[\mathrm{~Hz}]
$$

However, boosting charge time, over-shoot and under shoot quantities are not considered in the above equation. And refer to the experimentally determined graph of the frequency characteristics provided in the main characteristics section.
3. Error amplifier 1 block

The output voltage of DC-DC converter is detected by the pnp-transistor-input type error-amplifier and the amplified signal is input to the PWM comparator.

Also, it is possible to perform the gain setting and the phase compensation arbitrarily by connecting a resistor and a capacitor from the FB1 terminal (pin 5) to GND in series.

The output voltage $\mathrm{V}_{\text {OUT1 }}$ can be set by making connection as shown in figure 2 .


$$
\mathrm{V}_{\mathrm{OUT} 1}=\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2} \cdot \frac{\mathrm{R} 3+\mathrm{R} 4}{\mathrm{R} 4} \cdot \mathrm{~V}_{\mathrm{REF}}
$$

Case of inverting output

$\mathrm{V}_{\text {OUT1 }}=-\left(\mathrm{V}_{\mathrm{REF}}-\mathrm{V}_{\mathrm{IN}-1}\right) \cdot \frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 1}+\mathrm{V}_{\mathrm{REF}}$
$\mathrm{V}_{\mathrm{IN}-1}=\mathrm{V}_{\mathrm{REF}} \cdot \frac{\mathrm{R} 4}{\mathrm{R} 3+\mathrm{R} 4}$

Figure 2. Connection method of error amplifier 1 block
4. Error amplifier 2 block

The output voltage of DC-DC converter is detected by the npn-transistor-input type error-amplifier and the amplified signal is input to the PWM comparator. The internal reference voltage 1.19 V is given to the noninverting input.

## Application Notes (continued)

[4] Function descriptions (continued)
4. Error amplifier 2 block (continued)

Also, it is possible to perform the gain setting and the phase compensation arbitrarily by connecting a resistor and a capacitor from the FB2 terminal (pin 13) to GND in series.

The output voltage $\mathrm{V}_{\text {OUT2 }}$ can be set by making connection as shown in figure 3.


Figure 3. Connection method of error amplifier 2 block (step-up output)
5. Timer latch short-circuit protection circuit

This circuit protects the external main switching devices, flywheel diodes, and choke coils, etc. from destruction or deterioration if overload or short-circuit condition of power supply output lasts for a certain time.

The timer latch short-circuit protection circuit detects the output level of the error amplifier. When the output voltage of DC-DC converter drops and the FB1 terminal (pin 5) becomes 0.9 V or more, or the FB2 terminal (pin 13) becomes 0.22 V or less, the low-level output is given and the timer circuit is actuated to start the charge of the external protection-enable capacitor.

If the output of the error amplifier does not return to a normal voltage range by the time when the voltage of this capacitor reaches 1.19 V , it sets the latch circuit, and cuts off the output drive transistor, and sets the dead-time to $100 \%$.
6. Low input voltage malfunction prevention circuit (U.V.L.O.)

This circuit protects the system from destruction or deterioration due to control malfunction when the supply voltage is low in the transient state of power on/off.

The low input voltage malfunction prevention circuit detects the internal reference voltage which changes according to the supply voltage level. Until the supply voltage reaches 1.67 V during its rise time, it cuts off the output drive transistor, and sets the dead-time to $100 \%$. At the same time, it holds the S.C.P. terminal (pin 2) and DT1 terminal (pin 6) to low-level, and the OSC terminal (pin 1) and DT2 terminal (pin 12) to high-level.
7. PWM comparator block

The PWM comparator controls the on-period of the output pulse according to the input voltage. The PWM1 and PWM2 block are set in an opposite logic relation of each other and on-period of each output is staggered.

The PWM1 block turns on the output transistor during the period when the triangular wave of OSC terminal (pin 1) is lower than any lower one of the FB1 (pin 5) terminal voltage and the DT1 (pin 6) terminal voltage.

The PWM2 block turns on the output transistor during the period when the triangular wave of OSC terminal (pin 1) is higher than any higher one of the FB2 (pin 13) terminal voltage and the DT2 (pin 12) terminal voltage.

The maximum duty ratio is variable from the outside.
Also, the soft start which gradually extends on-period of the output pulse is activated by connecting a capacitor in parallel with the resistor-dividing for the maximum duty ratio setting.
8. Unlatch block

The unlatch circuit 1 block fixes the FB1 terminal (pin 5) at low level at the DT1 terminal (pin 6 ) is 0.20 V or less. The unlatch circuit 2 block fixes the FB2 terminal (pin 13) at high-level at the DT2 terminal (pin 12) is 0.9 V or more. Consequently, by controlling the DT1 and the DT2 terminal voltages, it is possible to operate only one channel or to start and stop each channel in any required sequence.
9. Output 1 block

This output circuit is open-collector type. The available output current is up to 50 mA . The breakdown voltage of output terminal is 15 V .
10. Output 2 block

This block uses a totem pole type output circuit. By connecting the current setting resistor to the RB2 terminal, it is possible to arbitrarily set a constant-current source-output having a small fluctuation with the supply voltage. The available constant-current source-output is up to 50 mA .

## Application Notes (continued)

[5] About logic of PWM block
The logic for channel 1 and channel 2 of this IC is reversed. Thereby an input current flatness is realized. At the same time, noise can be suppressed to a lower level by staggering the turn on timing.

The PWM1 block turns on the output transistor during the period when the triangular wave of the OSC terminal (pin 1) is lower than both of the FB1 (pin 5) terminal voltage and the DT1 (pin 6) terminal voltage.

The PWM2 block turns on the output transistor during the period when the triangular wave of OSC terminal (pin 1) is higher than both of the FB2 (pin 13) terminal voltage and the DT2 (pin 12) terminal voltage.
(Refer to figure 4.)

Out1
(Open-collector output)

Out2
(Totem pole output)

Channel 1
Switching transistor emitter current $\mathrm{I}_{\mathrm{E} 1}$

Channel 2
Switching transistor collector current $\mathrm{I}_{\mathrm{C} 2}$
$\mathrm{I}_{\mathrm{E} 1}+\mathrm{I}_{\mathrm{C} 2}$


Figure 4. PWM logic explanation chart

## Application Notes (continued)

## [6] Time constant setting method for timer latch short-circuit protection circuit

The constructional block diagram of protection latch circuit is shown in figure 6 . The comparator for short-circuit protection compares the error amplifier 1 output FB1 with the reference voltage of 0.9 V for channel 1 side, and the error amplifier 2 output FB2 with the reference voltage of 0.22 V for channel 2 side at all the time.

When the load conditions of DC-DC converter output is stabilized, there is no fluctuation of error amplifier output and the short-circuit protection comparator also keeps the balance. At this moment, the output transistor Q1 is in the conductive state and the S.C.P. terminal is held to approximately 60 mV .

When the load conditions for channel 1 side suddenly change and high-level signal ( 0.9 V or more) is input from the error amplifier 1 block to the short-circuit protection comparator, the short-circuit protection comparator outputs the low-level signal to cut off the output transistor Q1. Also, when the load conditions for channel 2 side suddenly change and low-level signal ( 0.22 V or less) is inputted from the error amplifier 2 block to the short-circuit protection comparator, the short-circuit protection comparator outputs the low-level signal to cut off the output transistor Q1. The capacitor $\mathrm{C}_{\mathrm{SCP}}$ connected to the S.C.P. terminal starts charging. When the external capacitor $\mathrm{C}_{\mathrm{SCP}}$ has been charged to approximately 1.19 V with the constant current of approximately $1.1 \mu \mathrm{~A}$, the latch circuit is set, the output terminal is fixed to low level, and the dead-time is set to $100 \%$. Once the latch circuit is set, the S.C.P. terminal is discharged to approximately 40 mV , However, the latch circuit is not reset unless the power for the latch circuit is turned off or restarted by the on/off control.

$$
1.19 \mathrm{~V}=\mathrm{I}_{\mathrm{CHG}} \times \frac{\mathrm{t}_{\mathrm{PE}}}{\mathrm{C}_{\mathrm{SCP}}}
$$

$$
\therefore \mathrm{t}_{\mathrm{PE}}[\mathrm{~s}]=1.08 \times \mathrm{C}_{\mathrm{SCP}}
$$

When the power supply is turned on, the output is considered to be short-circuited state so that the S.C.P. terminal voltage starts charging. It is necessary to set the external capacitor so as to start up the DC-DC converter output voltage before setting the latch circuit in the later stage. Especially, pay attention to the delay of the start-up time when applying the soft-start.


Figure 5. S.C.P. terminal charging waveform


Figure 6. Short-circuit protection circuit

## Application Notes (continued)

[7] Parallel synchronous operation of multiple ICs
Multiple instances of this IC can be operated in parallel. If the OSC terminals (pin 1) and Off terminals (pin 15) are connected to each other as shown in figure 7, the ICs will operate at the same frequency.

It is possible to operate this IC (the AN8018SA) with the two-channel totem pole output IC AN8017SA in parallel synchronous mode.

1. Usage notes
1) The parallel synchronous operation with the single-channel AN8016SH/AN8016NSH is not possible.
2) The remote on/off with the single IC itself is not possible. Only the simultaneous remote on/off of all ICs is possible.


Figure 7. Slave operation circuit example

## Application Notes (continued)

[7] Parallel synchronous operation of multiple ICs (continued)
2. About the operation of short-circuit protection at parallel synchronous operation

In the case of the operation in parallel, if the single output (or multiple outputs) of them is short-circuited and the timer latch short circuit protection of the IC is operated, the output of other ICs will be also shut down, then enter into latch mode.

In figure 8, if the IC-2 entered timer latch mode, Q1 turns on and the OSC terminal (pin 1) is fixed to approximately 1.1 V and the oscillator stops.

Then channel 1 of IC-1 becomes low level than the DT1 terminal (pin 6) voltage or high-level voltage ( 0.9 V ) of the FB1 terminal set by terminal voltage, and then output 2 stops by PWM1 circuit of inside. The channel 2 stops output 2 by oscillator high-level detection comparator.

And then, the IC-1 becomes short-circuit state and enters latch mode after a certain time.
It becomes the same operation in case of the IC-1 enters latch mode previously.


Figure 8. Operation of short-circuit protection at parallel synchronous operation

## Application Notes (continued)

## [8] Setting of Off-terminal connection resistor

The start circuit starts its operation when Q1 is turned on. In case of the resistor $\mathrm{R}_{\text {OFF }}$ is connected externally as shown in figure 9 , the input voltage $\mathrm{V}_{\mathrm{CTL}}$ at which the start circuit operates is obtained by the equation:
$\mathrm{V}_{\mathrm{CTL}}>\mathrm{V}_{\mathrm{BEQ} 1} \times\left(\mathrm{R}_{\mathrm{OFF}}+\mathrm{R}_{1}+\mathrm{R}_{2}\right) / \mathrm{R}_{2}$
Therefore, $\mathrm{R}_{\text {OFF }}$ can be set by:
$\mathrm{R}_{\mathrm{OFF}}<\mathrm{R}_{2} \cdot \mathrm{~V}_{\mathrm{CTL}} / \mathrm{V}_{\mathrm{BEQ} 1}-\mathrm{R}_{1}-\mathrm{R}_{2}$
Set the value of $\mathrm{R}_{\text {OFF }}$ according to above equations.
(Typical value)
$\mathrm{R}_{\mathrm{OFF}}<25 \mathrm{k} \Omega$ including temperature characteristics and sample to sample variations at $\mathrm{V}_{\mathrm{CTL}}=3 \mathrm{~V}$.


Figure 9. Off terminal peripheral circuit

## [9] Sequential operation

In the case of sequential operation is necessary for each channel at IC operation, it is possible to turn on/off the output of DC-DC converter individually by turning on/off Q1 and Q2 as shown in figure 10.

In the channel 1 side, if Q1 turns on and the DT1 terminal (pin 6) becomes 0.2 V or less, the output transistor turns off due to lower voltage than the OSC terminal (pin 1). Simultaneously, unlatch circuit 1 block operates, and the timer latch short-circuit protection does not operate because the FB1 terminal (pin 5) becomes fixed to low even if output of channel 1 downs.

In the channel 2 side, if Q1 turns on and the DT2 terminal (pin 12) becomes 0.9 V or more, the output transistor turns off due to higher voltage than the OSC terminal (pin 1). Simultaneously, unlatch circuit 2 block operates, and the timer latch short-circuit protection does not operate because the FB2 terminal (pin 13) becomes fixed to high even if output of channel 2 downs.


Figure 10

Application Notes (continued)
[9] Sequential operation (continued)


Operation when each channel single on/off
[10] Error amplifier phase-compensation setting method
The equivalent circuit of error amplifier is as shown in figure 11.
The transfer function is:
$\mathrm{H}=\frac{1 /\left\{\mathrm{S}\left(\mathrm{C}_{\mathrm{E} 1}+\mathrm{C}_{\mathrm{O} 1}\right)\right\}}{\mathrm{R}_{\mathrm{E} 1}+1 /\left\{\mathrm{S}\left(\mathrm{C}_{\mathrm{E} 1}+\mathrm{C}_{\mathrm{O} 1}\right)\right\}}=\frac{1}{\mathrm{SC}_{\mathrm{O} 1} \cdot \mathrm{R}_{\mathrm{E} 1}+1} \quad\left(\right.$ from $\left.\mathrm{C}_{\mathrm{E} 1} \ll \mathrm{C}_{\mathrm{O} 1}\right)$
The cut-off frequency is variable by changing the externally attached phase compensation capacitor $\mathrm{C}_{\mathrm{O} 1}$.
Adjust by inserting a resistor $\mathrm{R}_{\mathrm{O} 1}$ between the FB 1 terminal and $\mathrm{C}_{\mathrm{O} 1}$ in series as shown in figure 12 when it is required to have a gain on the high frequency side or desired to lead a phase.

The transfer function is:
$\mathrm{H}=\frac{\mathrm{SC}_{\mathrm{O} 1} \cdot \mathrm{R}_{\mathrm{O} 1}+1}{\mathrm{SC}_{\mathrm{O} 1}\left(\mathrm{R}_{\mathrm{O} 1}+\mathrm{R}_{\mathrm{E} 1}\right)+1} \quad$ (from $\mathrm{C}_{\mathrm{E} 1} \ll \mathrm{C}_{\mathrm{O} 1}$ )


Figure 11. Error amplifier equivalent circuit


Figure 12. Error amplifier equivalent circuit ( $\mathrm{R}_{\mathrm{O} 1}$ inserted)

## AC Analysis Result

## - Simulation circuit






AC Analysis Result (continued)


f — Phase

f-Gain


## Application Circuit Examples

- Circuit construction for evaluation board

- Evaluation board



## Application Circuit Examples (continued)

- Application circuit example 1 (Input 5 V , output $15 \mathrm{~V} /-8 \mathrm{~V}$ )

- Application circuit example 2 (Input 2.5 V to 6.5 V , output $5 \mathrm{~V} / 12 \mathrm{~V}$ )


Application Circuit Examples (continued)

- Application circuit example 3 (Input 12 V , Output $5 \mathrm{~V} / 15 \mathrm{~V}$ )


Note) *: Former part number

## Application Circuit Examples (continued)

- Application circuit example 4 (Circuit using the AN8017SA/AN8018SA) Input 1.8 V to 3.2 V

Input voltage range: 1.8 V to 3.2 V Oscillation frequency: 450 kHz

- New Package Dimensions (Unit: mm)
- SSOP016-P-0225E (Lead-free)

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuit examples of the products. It does not constitute the warranting of industrial property, the granting of relative rights, or the granting of any license.
(3) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(4) The products and product specifications described in this material are subject to change without notice for reasons of modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(5) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, redundant design is recommended, so that such equipment may not violate relevant laws or regulations because of the function of our products.
(6) When using products for which dry packing is required, observe the conditions (including shelf life and after-unpacking standby time) agreed upon when specification sheets are individually exchanged.
(7) No part of this material may be reprinted or reproduced by any means without written permission from our company.


## Please read the following notes before using the datasheets

A. These materials are intended as a reference to assist customers with the selection of Panasonic semiconductor products best suited to their applications.
Due to modification or other reasons, any information contained in this material, such as available product types, technical data, and so on, is subject to change without notice.
Customers are advised to contact our semiconductor sales office and obtain the latest information before starting precise technical research and/or purchasing activities.
B. Panasonic is endeavoring to continually improve the quality and reliability of these materials but there is always the possibility that further rectifications will be required in the future. Therefore, Panasonic will not assume any liability for any damages arising from any errors etc. that may appear in this material.
C. These materials are solely intended for a customer's individual use.

Therefore, without the prior written approval of Panasonic, any other use such as reproducing, selling, or distributing this material to a third party, via the Internet or in any other way, is prohibited.

