


**Description**

The CXK77B3611AGB-5/6 is a high speed 1M bit Bi-CMOS synchronous static RAM organized as 32768 words by 36 bits. This SRAM integrates input registers, high speed SRAM and write buffer onto a single monolithic IC and features the delayed write system to reduce the dead cycles.

**Features**

- Fast cycle time                      (Cycle)      (Frequency)
- CXK77B3611AGB-5      5ns          200MHz
- 6      6ns          167MHz
- Inputs and outputs are GTL/HSTL compatible
- Controlled Impedance Driver
- Single 3.3V power supply: 3.3V±0.15V
- Byte-write possible
- $\overline{OE}$  asynchronization
- JTAG test circuit
- Package 119TBGA
- 4 kinds of synchronous operation mode
  - Register-Register mode (R-R mode)
  - Register-Flow Thru mode (R-F mode)
  - Register-Latch mode (R-L mode)
  - Dual clock mode (D-C mode)

119 pin BGA (Plastic)

**Function**


32768 word x 36bit High Speed Bi-CMOS Synchronous SRAM

**Structure**

Silicon gate Bi-CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# Block Diagram



## Pin Configuration (Top View)

|   | 1                | 2               | 3                | 4               | 5                | 6               | 7                |
|---|------------------|-----------------|------------------|-----------------|------------------|-----------------|------------------|
| A | V <sub>DDQ</sub> | A               | A                | NC              | A                | A               | V <sub>DDQ</sub> |
| B | NC               | NC              | NC               | NC              | NC               | NC              | NC               |
| C | NC               | A               | A                | V <sub>DD</sub> | A                | A               | NC               |
| D | DQc              | DQc             | V <sub>SS</sub>  | ZQ              | V <sub>SS</sub>  | DQb             | DQb              |
| E | DQc              | DQc             | V <sub>SS</sub>  | $\overline{S}$  | V <sub>SS</sub>  | DQb             | DQb              |
| F | V <sub>DDQ</sub> | DQc             | V <sub>SS</sub>  | $\overline{G}$  | V <sub>SS</sub>  | DQb             | V <sub>DDQ</sub> |
| G | DQc              | DQc             | $\overline{BWc}$ | $\overline{C}$  | $\overline{BWb}$ | DQb             | DQb              |
| H | DQc              | DQc             | V <sub>SS</sub>  | C               | V <sub>SS</sub>  | DQb             | DQb              |
| J | V <sub>DDQ</sub> | V <sub>DD</sub> | VREF             | V <sub>DD</sub> | VREF             | V <sub>DD</sub> | V <sub>DDQ</sub> |
| K | DQd              | DQd             | V <sub>SS</sub>  | K               | V <sub>SS</sub>  | DQa             | DQa              |
| L | DQd              | DQd             | $\overline{BWd}$ | $\overline{K}$  | $\overline{BWa}$ | DQa             | DQa              |
| M | V <sub>DDQ</sub> | DQd             | V <sub>SS</sub>  | $\overline{W}$  | V <sub>SS</sub>  | DQa             | V <sub>DDQ</sub> |
| N | DQd              | DQd             | V <sub>SS</sub>  | A               | V <sub>SS</sub>  | DQa             | DQa              |
| P | DQd              | DQd             | V <sub>SS</sub>  | A               | V <sub>SS</sub>  | DQa             | DQa              |
| R | NC               | A               | M1               | V <sub>DD</sub> | M2               | A               | NC               |
| T | NC               | NC              | A                | A               | A                | NC              | ZZ               |
| U | V <sub>DDQ</sub> | TMS             | TDI              | TCK             | TDO              | NC              | V <sub>DDQ</sub> |


## Pin Description

| Symbol         | Description               | Symbol           | Description                | Symbol           | Description              |
|----------------|---------------------------|------------------|----------------------------|------------------|--------------------------|
| A              | Address Input             | $\overline{BWx}$ | Byte Write Enable (a to d) | V <sub>DD</sub>  | +3.3V power supply       |
| DQx            | Data I/O in byte (a to d) | $\overline{S}$   | Chip Select                | V <sub>DDQ</sub> | Output power supply      |
| K              | Positive Clock            | $\overline{G}$   | Asyn Output Enable         | V <sub>SS</sub>  | Ground                   |
| $\overline{K}$ | Negative Clock            | ZZ               | Sleep Mode Select          | M1, M2           | Mode Select              |
| C              | Output Positive Clock(*)  | TCK              | JTAG Clock                 | ZQ               | Output Impedance Control |
| $\overline{C}$ | Output Negative Clock(*)  | TMS              | JTAG Mode Select           | NC               | No Connect               |
| VREF           | Input Reference           | TDI              | JTAG Data In               |                  |                          |
| $\overline{W}$ | Write Enable              | TDO              | JTAG Data Out              |                  |                          |

(\*) These pins should be tied to V<sub>DD</sub> or V<sub>SS</sub> except D-C mode.

Package Outline      Unit: mm

119 TERMINAL BGA (PLASTIC)



PACKAGE STRUCTURE

|            |             |
|------------|-------------|
| SONY CODE  | BGA-119P-01 |
| EIAJ CODE  | _____       |
| JEDEC CODE | _____       |

|                   |                      |
|-------------------|----------------------|
| PACKAGE MATERIAL  | EPOXY RESIN          |
| BOARD MATERIAL    | COPPER-CLAD LAMINATE |
| TERMINAL MATERIAL | SOLDER               |
| PACKAGE WEIGHT    | 0.8g                 |