

SPREAD

SEL1

SEL0

V<sub>DDUSB</sub>

USBCLK

PWR\_DWN

35

34

33

32

31

30

29

П

V<sub>SSUSB</sub>

AGPCLK1

VDDAGP

VSSAGP

AGPCLK2

AGPCLK3

VDDAGP

SEL133

21

22

23

24

25

26

27

28

# 133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support

Features	Benefits				
<ul> <li>Mixed 2.5V and 3.3V Operation</li> <li>Compliant to Intel<sup>®</sup> CK133 (CY2210-3) &amp; CK133W (CY2210-2) synthesizer and driver specification</li> </ul>	Usable with Pentium® II and Pentium® III processors				
Multiple output clocks at different frequencies	Single-chip main motherboard clock generator				
— Four CPU clocks, up to 133 MHz	— Driven together, support 4 CPUs and a chipset				
— Eight synchronous PCI clocks, 1 free-running	— Support for 4 PCI slots and chipset				
— Two CPU/2 clocks, at one-half the CPU frequenc	<ul> <li>Drives up to two main memory clock generators, include</li> </ul>				
— Four AGP clocks at 66 MHz	ing DRCG (CPUCLK/2)				
— Three synchronous APIC clocks, at 16.67 MHz	<ul> <li>— Support for multiple AGP slots</li> </ul>				
— One USB clock at 48 MHz	<ul> <li>— Support multiprocessing systems</li> </ul>				
— Two reference clocks at 14.318 MHz	<ul> <li>— Supports USB frequencies and I/O chip</li> </ul>				
Spread Spectrum clocking	Enables reduction of EMI in some systems				
- 32.5-kHz modulation frequency @ 133 MHz					
- 33.1-kHz modulation frequency @ 100 MHz					
— EPROM programmable percentage of spreading					
Default is –0.6%, which is recommended by Inte					
Power-down features	Supports mobile systems				
<ul> <li>Three Select inputs</li> </ul>	Supports up to eight CPU clock frequencies				
<ul> <li>Low-skew and low-jitter outputs</li> </ul>	Meets tight system timing requirements at high frequency				
<ul> <li>OE and Test Mode support</li> </ul>	Enables ATE and "bed of nails" testing				
56-pin SSOP package	Widely available, standard package enables lower cost				
Logic Block Diagram	SSOP Top View				
	REFCLK [0-1] (14.318 MHz)         V <sub>SSREF</sub> 1         56         V <sub>DDAPIC</sub> REFCLK0         2         55         APICCLK2           REFCLK1         3         54         APICCLK2           VDDAPFC         4         53         APICCLK2           VDDREF         4         53         APICCLK2           VDREF         5         52         V <sub>SSAPIC</sub> XTALOUT         6         51         V <sub>DDCPU/2</sub>				
XTALIN HIZ III IIII IIII IIIII IIIIIIIIIIIII	Vsspci         □         7         50         □         CPUCLK/2           Image: CPUCLK/2 [0–1] (DRCG)         PCICLK_F         0         49         0 <t< td=""></t<>				
SEL1					
SEL0X EPROM	PCICLK [1-7] (33.33 MHz) V <sub>SSPCI</sub> [13 7, 44 V <sub>SSCPU</sub> PCICLK4 [14 7, 43 V <sub>DDCPU</sub> PCICLK4 [14 7, 43 V <sub>DDCPU</sub> PCICLK5 [15 0 42 CPUCLK1				
	V <sub>DDPCI</sub> 16 41 CPUCLKC V <sub>DDPCI</sub> 16 41 CPUCLKC AGPCLK [0–3] (66.67 MHz) PCICLK6 17 40 V <sub>SSCPU</sub>				
PWR_DWN	PCICLK7         □         18         39         □         AV <sub>DD</sub> VssPci         □         19         38         □         AV <sub>SS</sub> VssPci         □         19         38         □         AV <sub>SS</sub> VssAgP         □         20         37         □         PCI_STOI           AGPCLK0         □         21         36         □         CPU STOI				

Intel and Pentium are registered trademarks of Intel Corporation.



## **Pin Summary**

Name	Pins	Description
V <sub>SSREF</sub>	1	3.3V Reference ground
V <sub>DDREF</sub>	4	3.3V Reference voltage supply
V <sub>SSPCI</sub>	7, 13, 19	3.3V PCI ground
V <sub>DDPCI</sub>	10, 16	3.3V PCI voltage supply
V <sub>SSAGP</sub>	20, 24	3.3V AGP ground
V <sub>DDAGP</sub>	23, 27	3.3V AGP voltage supply
V <sub>SSUSB</sub>	29	3.3V USB ground
V <sub>DDUSB</sub>	31	3.3V USB voltage supply
V <sub>SSCPU</sub>	40, 44	2.5V CPU ground
V <sub>DDCPU</sub>	43, 47	2.5V CPU voltage supply
V <sub>SSCPU</sub> /2	48	2.5V CPU/2 ground
V <sub>DDCPU</sub> /2	51	2.5V CPU/2 voltage supply
V <sub>SSAPIC</sub>	52	2.5V APIC ground
V <sub>DDAPIC</sub>	56	2.5V APIC voltage supply
AV <sub>SS</sub>	38	Analog ground to PLL and Core
AV <sub>DD</sub>	39	Analog voltage supply to PLL and Core
XTALIN <sup>[1]</sup>	5	Reference crystal input
XTALOUT <sup>[1]</sup>	6	Reference crystal feedback
CPUCLK [0-3]	41, 42, 45, 46	CPU clock outputs
PCICLK [1-7]	9, 11, 12, 14, 15, 17, 18	PCI clock outputs, synchronously running at 33.33 MHz
PCICLK_F	8	Free running PCI clock
CPUCLK/2	49, 50	CPU/2 clock outputs, drive memory clock generator
AGPCLK [0-3]	21, 22, 25, 26	AGP clock outputs, running at 66.66 MHz
APICCLK [0-2]	53, 54, 55	APIC clock outputs, running at 16.67 MHz
REFCLK [0-1]	2, 3	Reference clock outputs, 14.318 MHz
USBCLK	30	48-MHz USB clock output
CPU_STOP	36	Active LOW input, disables CPU and AGP clocks when asserted
PCI_STOP	37	Active LOW input, disables PCI clocks when asserted
PWR_DWN	35	Active LOW input, powers down part when asserted
SPREAD	34	Active LOW input, enables spread spectrum when asserted
SEL1	33	CPU frequency select input (See Function Table)
SEL0	32	CPU frequency select input (See Function Table)
SEL133	28	CPU frequency select input (See Function Table)

Note:

 For best accuracy, use a parallel-resonant crystal, C<sub>LOAD</sub> = 18 pF. For crystals with different C<sub>LOAD</sub>, please refer to the application note, "Crystal Oscillator Topics."



# Function Table<sup>[2]</sup>

SEL133	SEL1	SEL0	CPUCLK (MHz)	CPUCLK/2 (MHz)	AGPCLK (MHz)	PCICLK (MHz)	USBCLK (MHz)	REFCLK (MHz)	APICCLK (MHz)
0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0	0	1	100.227 <sup>[3]</sup>	50.114 <sup>[3]</sup>	66.818 <sup>[3]</sup>	33.409 <sup>[3]</sup>	48.008 <sup>[3]</sup>	14.318 <sup>[3]</sup>	16.705 <sup>[3]</sup>
0	1	0	100	50	66.67	33.33	OFF	14.318	16.67
0	1	1	100	50	66.67	33.33	48	14.318	16.67
1	0	0	TCLK/2	TCLK/4	TCLK/4	TCLK/8	TCLK/2	TCLK	TCLK/16
1	0	1	N/A	N/A	N/A	N/A	N/A	N/A	N/A
1	1	0	133.33	66.67	66.67	33.33	OFF	14.318	16.67
1	1	1	133.33	66.67	66.67	33.33	48	14.318	16.67

# **Actual Clock Frequency Values**

	Target Frequency (MHz)		Frequ	tual Jency Hz)	РРМ		
Clock Output	-2	-3	-2	-3	-2	-3	
CPUCLK	100.0	100.0	99.126	99.126	-8740	-8740	
CPUCLK	133.33	133.33	132.769	132.769	-4208	-4208	
USBCLK	48.0	48.0	48.008	48.008	167	167	

# **Clock Enable Configuration**

CPU_STOP	PWR_DWN	PCI_STOP	CPUCLK	CPUCLK/2	AGP	PCI	PCI_F	REF APIC	OSC.	VCOs
Х	0	Х	LOW	LOW	LOW	LOW	LOW	LOW	OFF	OFF
0	1	0	LOW	ON	LOW	LOW	ON	ON	ON	ON
0	1	1	LOW	ON	LOW	ON	ON	ON	ON	ON
1	1	0	ON	ON	ON	LOW	ON	ON	ON	ON
1	1	1	ON	ON	ON	ON	ON	ON	ON	ON

## **Clock Driver Impedances**

			Impedance		
Buffer Name	V <sub>DD</sub> Range	Buffer Type	Minimum Ω	Typical Ω	Maximum Ω
CPU, CPU/2, APIC	2.375-2.625	Type 1	13.5	29	45
USB, REF	3.135–3.465	Туре 3	20	40	60
PCI, AGP	3.135–3.465	Туре 5	12	30	55

Notes:

TCLK is a test clock driven in on the XTALIN input in test mode.
 Only CY2210-2 supports this option. In CY2210-3, this selection is defined as "N/A" or "Reserved".



# CY2210

# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage	–0.5 to +7.0V
Input Voltage	–0.5V to V <sub>DD</sub> +0.5

Storage Temperature (Non-Condensing)65°C to +150°C
Max. Soldering Temperature (10 sec) +260°C
Junction Temperature +150°C
Package Power Dissipation1W
Static Discharge Voltage (per MIL-STD-883, Method 3015)>2000V

**Operating Conditions** Over which Electrical Parameters are Guaranteed

Parameter	Parameter Description		Max.	Unit
V <sub>DDREF</sub> , V <sub>DDPCI</sub> , AV <sub>DD</sub> , V <sub>DDAGP</sub> , V <sub>DDUSB</sub>	3.3V Supply Voltages	3.135	3.465	V
V <sub>DDCPU</sub> , V <sub>DDCPU/2</sub>	CPU and CPU/2 Supply Voltage	2.375	2.625	V
V <sub>DDAPIC</sub>	APIC Supply Voltage	2.375	2.625	V
T <sub>A</sub>	Operating Temperature, Ambient	0	70	°C
CL	Max. Capacitive Load on CPUCLK, CPUCLK/2, USBCLK, REF, APIC PCICLK, AGP		20 30	pF
f <sub>(REF)</sub>	Reference Frequency, Oscillator Nominal Value	14.318	14.318	MHz

### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions			Max.	Unit
V <sub>IH</sub>	High-level Input Voltage	Except Crystal Pads. Threshold voltage for crystal pads = $V_{DD}/2$				V
V <sub>IL</sub>	Low-level Input Voltage	Except Crystal Pads			0.8	V
V <sub>OH</sub>	High-level Output Voltage <sup>[4]</sup>	CPU, CPU/2, APIC	<sub>DH</sub> = –1 mA	2.0		V
		USB, REF, PCI, AGP	<sub>DH</sub> = -1 mA	2.4		
V <sub>OL</sub>	Low-level Output Voltage <sup>[4]</sup>	CPU, CPU/2, APIC	<sub>DL</sub> = 1 mA		0.4	V
		USB, REF, PCI, AGP	<sub>DL</sub> = 1 mA		0.4	
I <sub>IH</sub>	Input High Current	$0 \le V_{IN} \le V_{DD}$			10	μΑ
IIL	Input Low Current	$0 \le V_{IN} \le V_{DD}$	$0 \le V_{IN} \le V_{DD}$			μΑ
I <sub>OH</sub> High-level Output Current <sup>[4]</sup>		CPU, CPU/2 V	ν <sub>OH</sub> = 2.0V	-16	-60	mA
		APIC V	ν <sub>OH</sub> = 2.0V	-20	-72	
		USB, REF V	′ <sub>OH</sub> = 2.4V	-15	-51	
		AGP, PCI V	′ <sub>OH</sub> = 2.4∨	-30	-100	
I <sub>OL</sub>	Low-level Output Current <sup>[4]</sup>	CPU, CPU/2 V	<sub>OL</sub> = 0.4V	19	49	mA
		APIC V	′ <sub>OL</sub> = 0.4V	25	58	
		USB, REF V	<sub>OL</sub> = 0.4V	10	24	
		AGP, PCI V	′ <sub>OL</sub> = 0.4V	20	49	
I <sub>OZ</sub>	Output Leakage Current	Three-state			10	μΑ
I <sub>DD2</sub>	2.5V Power Supply Current	AV <sub>DD</sub> /V <sub>DD33</sub> = 3.465V, V <sub>DD25</sub> = 2.625V, F <sub>CPU</sub> = 133 MHz			90	mA
I <sub>DD3</sub>	3.3V Power Supply Current	$AV_{DD}/V_{DD33} = 3.465V, V_{DD25} = 2.625V, F_{CP}$	<sub>U</sub> = 133 MHz		160	mA
I <sub>DDPD2</sub>	2.5V Shutdown Current	AV <sub>DD</sub> /V <sub>DD33</sub> = 3.465V, V <sub>DD25</sub> = 2.625V			100	μΑ
I <sub>DDPD3</sub>	3.3V Shutdown Current	$AV_{DD}/V_{DDQ3} = 3.465V, V_{DD25} = 2.625V$			200	μΑ

Note:

4. Parameter is guaranteed by design and characterization. Not 100% tested in production.



Parameter	Output	Description	Test Conditions	Min.	Max.	Unit
t <sub>1</sub>	All	Output Duty Cycle <sup>[6]</sup>	t <sub>1A</sub> /t <sub>1B</sub>	45	55	%
t <sub>2</sub>	CPU, CPU/2, APIC	Rising Edge Rate	Between 0.4V and 2.0V	1.0	4.0	V/ns
t <sub>2</sub>	USB, REF	Rising Edge Rate	Between 0.4V and 2.4V	0.5	2.0	V/ns
t <sub>2</sub>	PCI, AGP	Rising Edge Rate	Between 0.4V and 2.4V	1.0	4.0	V/ns
t <sub>3</sub>	CPU, CPU/2, APIC	Falling Edge Rate	Between 2.0V and 0.4V	1.0	4.0	V/ns
t <sub>3</sub>	USB, REF	Falling Edge Rate	Between 2.4V and 0.4V	0.5	2.0	V/ns
t <sub>3</sub>	PCI, AGP	Falling Edge Rate	Between 2.4V and 0.4V	1.0	4.0	V/ns
t <sub>6</sub>	CPU	CPU-CPU Skew	Measured at 1.25V		175	ps
t <sub>7</sub>	CPU/2	CPU/2-CPU/2 Skew	Measured at 1.25V		175	ps
t <sub>8</sub>	APIC	APIC-APIC Skew	Measured at 1.25V		250	ps
t <sub>9</sub>	AGP	AGP-AGP Skew	Measured at 1.5V		250	ps
t <sub>10</sub>	PCI	PCI-PCI Skew	Measured at 1.5V		500	ps
t <sub>11</sub>	CPU, AGP	CPU-AGP Clock Skew	CPU leads. Measured at 1.25V for 2.5V clocks and 1.5V for 3.3V clocks	0	1.5	ns
t <sub>12</sub>	AGP, PCI	AGP-PCI Clock Skew	AGP leads. Measured at 1.5V	1.5	4.0	ns
t <sub>13</sub>	CPU, APIC	CPU-APIC Clock Skew	CPU leads. Measured at 1.25V	1.5	4	ns
t <sub>14</sub>	CPU, PCI	CPU-PCI Clock Skew	CPU leads. Measured at 1.25Vclocks and 1.5V for 3.3V clocks	1.5	4	ns
	CPU	Cycle-Cycle Clock Jitter	With all outputs running (CY2210-2)		150	ps
	CPU	Cycle-Cycle Clock Jitter	With all outputs running (CY2210-3)		250	ps
	CPU	Cycle-Cycle Clock Jitter	With the USB output turned off (CY2210-3)		200	ps
	CPU/2	Cycle-Cycle Clock Jitter			250	ps
	APIC	Cycle-Cycle Clock Jitter			500	ps
	USB	Cycle-Cycle Clock Jitter			500	ps
	AGP	Cycle-Cycle Clock Jitter			500	ps
	REF	Cycle-Cycle Clock Jitter			1000	ps
	CPU, PCI	Settle Time	CPU and PCI clock stabilization from power-up		3	ms
	1					·

# Switching Characteristics<sup>[4, 5]</sup> Over the Operating Range

Notes:


All parameters specified with loaded outputs.
 Duty cycle is measured at 1.5V when V<sub>DD</sub> = 3.3V. When V<sub>DD</sub> = 2.5V, duty cycle is measured at 1.25V.




CY2210

## **Switching Waveforms**


## **Duty Cycle Timing**





#### All Outputs Rise/Fall Time




## **CPU-CPU Clock Skew**













# Switching Waveforms (continued)


#### AGP-AGP Clock Skew




#### PCI-PCI Clock Skew




## **CPU-AGP Clock Skew**



#### **AGP - PCI Clock Skew**




#### **CPU-APIC Clock Skew**







## Switching Waveforms (continued)

## **CPU-PCI Clock Skew**



# **CPU\_STOP** Timing<sup>[7, 8]</sup>





55 55

55

55

Shaded section on the VCO and Crystal waveforms indicates that the VCO and crystal oscillator are active, and there is a valid clock.

#### Notes:

(External)

PCICLK (External)


VCO

Crystal

<u>CPUCLK on and CPUCLK off latency is 2 or 3 CPUCLK cycles.</u> CPU\_STOP may be applied asynchronously. It is synchronized internally. 7. 8.



## **Test Circuit**



Note: Each supply pin must have an individual decoupling capacitor.


Note: All capacitors must be placed as close to the pins as is physically possible.

## **Ordering Information**

Ordering Code	Package Name	Package Type	Operating Range
CY2210PVC-2/-3	O56	56-Pin SSOP	Commercial

Document #: 38-00888

### Package Diagram



#### 56-Lead Shrunk Small Outline Package O56

© Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.