TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6L08

GATE DRIVER FOR TFT LCD PANELS

The T6L08 is a 240-channel-output gate driver for TFT LCD panels. In addition to high-voltage operation (liquid crystal drive voltage = Max 42 V), this device accepts external input of the panel drive voltage, allowing you to change the low-level output voltage. Thus, this device can be used for various TFT LCD panel drive systems. The T6L08 offers high integration circuit due to CMOS technology.

Unit: mm USER AREA PITCH T6L08 OUT Please contact Toshiba or a distributor for the latest TCP specification and product line-up. TCP (Tape Carrier Package)

FEATURES

LCD drive output pins : 240 pins

LCD drive voltage : Max V_{FF} + 42 V

Data transfer method : Bidirectional shift register

Operating temperature : -20 to 75°C

: Tape carrier package (TCP) Package

Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.

Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can

cause the device to malfunction.


This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.

The products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

BLOCK DIAGRAM



PIN ASSIGNMENT



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest TCP specification.

PIN FUNCTION

PIN NAME	1/0	FUNCTION						
		Vertical shift data I/O pins These pins are used to input and output shift data. These pins are switched between input and output by setting the U/D pin as shown below.						
			U/D	DI/O	DO/I			
			H	Input	Output			
DI/O DO/I	1/0	When set for input This pin is used to feed data into the shift registers at the first stage of the LCD driver. The data is latched into the shift registers at the rising edge of CPV. When set for output When two or more T6L08s are cascaded, this pin outputs the data to be fed into the next stage. This data changes state synchronously with the falling edge of CPV.						
U/D	Input	This pin spo the shift re When U G1 → G2 When U G240 → The voltage	Transfer direction select pin This pin specifies the direction in which data is transferred through the shift registers. When U/D is high, data is shifted in the direction G1 → G2 → G3 → G4 → G5 → ··· → G240 When U/D is low, the direction is reversed to give G240 → G239 → G238 → G237 → ··· → G1 The voltage applied to this pin must be a DC-level voltage that is either high (VDD) or low (VSS).					
CPV	Input	This is the	/ertical shift clock This is the shift clock for the shift registers. Data is shifted through the shift registers synchronously with the rising edge of CPV.					
OE1 to 3	Input	Output enable These signa (G1 to G24 The VOR	Output enable input These signals control the data appearing at the LCD panel drive pins (G1 to G240). The VOFF voltage is output when $\overline{OE}1$ to 3 are high; normal shift data is output when $\overline{OE}1$ to 3 are low.					
VOFF	Input	Analog input pin If the shift register data is low (= logic 0), the voltage on this pin is forwarded to the output pin corresponding to the shift register. If OE1 to 3 are high, the voltage on this pin is output irrespective of whether the shift register data is high or low.						
TST	Input		Test pin Leave this pin open.					
G1 to 240	Output	V _{GG} or V _O	output the sh FF, depending			tage applied to I to 3.		
V _G G	_	Power supply	for LCD drive					
V_{DD}	_	Power supply for the internal logic						
V_{SS}	_	Power supply for the internal logic						
V _{EE}		Power supply for LCD drive and the internal logic						

DEVICE OPERATION (see timing diagram)

(1) Shift data transfer method

The input shift data is latched into the internal register synchronously with the rising edge of the shift clock CPV. When the data is shifted to the next register at the next rising edge of CPV, new input shift data is simultaneously latched into.

In the case of shift data output, the data in the last shift register is output synchronously with the falling edge of CPV (the output high voltage level is V_{DD}; the output low voltage level is V_{SS}).

U/D	DI/O	DO/I	DATA TRANSFER METHOD
Н	Input	Output	$DI/O \rightarrow G1 \rightarrow G2 \rightarrow G3 \rightarrow \cdots \rightarrow G240 \rightarrow DO/I$
L	Output	Input	$DO/I \rightarrow G240 \rightarrow G239 \rightarrow G238 \rightarrow \cdots \rightarrow G1 \rightarrow DI/O$

(2) LCD panel drive outputs

If the shift register data corresponding to an output pin is high (= logic 1), the pin outputs V_{GG} ; if the shift register data is low (= logic 0), the pin outputs V_{OFF} .

However, if $\overline{OE}1$ to 3 corresponding to the output pins are high, the pins output V_{OFF} irrespective of whether the shift register data is high or low. The LCD panel drive outputs are controlled by \overline{OE} as shown below.

OUTPUT ENABLE PIN		LCD PANEL DRIVE OUTPUTS	
H/L	OE1 to 3	LCD PANEL DRIVE PINS CONTROLLED BY OF	OUTPUT
	OE1	G1, G4, G7, G10 ······ G235, G238	Normal data output
L	OE2	G2, G5, G8, G11 ······ G236, G239	
	OE3	G3, G6, G9, G12 ······ G237, G240	
	OE1	G1, G4, G7, G10 ······ G235, G238	
Н	OE2	G2, G5, G8, G11 ······ G236, G239	VOFF
	OE3	G3, G6, G9, G12 ······ G237, G240	

(3) Voltage setting

(Example 1) Negative voltage output

Logic input : High = 5 V or low = 0 V amplitude

Supply voltage : $V_{GG} = 20 V$

 $V_{DD} = 5 V$ $V_{OFF} = -5 V$ $V_{EE} = -10 V$

LCD panel drive output : High level = V_{GG} (20 V)

Low level = V_{OFF} (-5 V)

(Example 2) Positive voltage output

Logic input : High = 5 V or low = 0 V amplitude

Supply voltage : $V_{GG} = 30 V$


 $V_{DD} = 5 V$


 $V_{OFF} = V_{SS} = V_{EE} = 0 V$

LCD panel drive output : High level = V_{GG} (30 V)

Low level = V_{OFF} (0 V)


(*) Logic input pins : DI/O or DO/I, CPV, $\overline{OE}1$ to 3, U/D






TIMING DIAGRAMS

• UP mode (U/D = high)



• DOWN mode (U/D = low)



ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0 V)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage (1)	V _{GG} – V _{EE}	15.0 to 45.0	V
Supply Voltage (2)	V _{DD}	-0.3 to 7.0	V
Supply Voltage (3)	V _{EE}	- 16.0 to 0.3	V
Input Voltage	V _{IN}	-0.3 to V _{DD} + 0.3	V
Analog Input Voltage	VOFF	$V_{EE} - 0.3$ to $V_{GG} + 0.3$	V
Storage Temperature	TSTG	- 55 to 125	°C

RECOMMENDED OPERATING CONDITIONS ($V_{SS} = 0 V$)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage (1)	V _{GG} – V _{EE}	15.0 to 42.0	V
Supply Voltage (2)	V_{DD}	4.5 to 5.5	V
Supply Voltage (3)	V _{EE}	– 15.0 to 0	V
Operating Temperature	ТОР	– 20 to 75	°C
Operating Frequency	fCPV	DC to 100	kHz
Output Load Capacitance	CL	300 (max)	pF/pin
Analog Input Voltage	V _{OFF} (Note 1)	– 15.0 to 0	V

(Note 1) : $V_{EE} \le V_{OFF}$

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (Referenced to $V_{GG} - V_{EE} = 42 \text{ V}$ at Ta = -20 to 75°C unless otherwise noted)

PARA	METER	SYMBOL	TEST CIR- CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT	RELEVANT PIN	
Input	Low Level	VIL			V _{SS}	_	0.2 × (V _{DD} - V _{SS}) + V _{SS}	V	(Note 2)	
Voltage	High Level	VIH			0.8 × (V _{DD} – V _{SS}) + V _{SS}	_	V _{DD}	V		
Output	Low Level	V _{OL}		I_{OL} = 40 μ A	V_{SS}	_	V _{SS} + 0.3 V	v	DI/O,	
Voltage	High Level	Voн		$I_{OH} = -40 \mu A$	$V_{DD} - 0.3 V$	_	V_{DD}	_ •	DO/I	
Output	Low Level	ROL		$V_{OUT} = V_{OFF} + 0.5 V$	_	_	1500	Ω	G1 to	
Resistance	sistance High Level Ro			$V_{OUT} = V_{GG} - 0.5 V$	_	_	1500	77	G240	
Input Leal Current	kage	IN	_		- 1.0	_	1.0	μΑ	(Note 2)	
Current Consumpt	ion (1)	IGG	_	f _{CPV} = 100 kHz	_	_	200	μΑ	V _{GG}	
Current Consumpt	ion (2)	lDD			_	_	900	μΑ	v _{DD}	
Current Consumpt	ion (3)	ISS			– 200		200	μΑ	V _{SS}	

(Note 2) : Input pins include...DI/O, DO/I, U/D, CPV, $\overline{\text{OE}}1$ to 3

AC CHARACTERISTICS (Referenced to $V_{GG} - V_{EE} = 42 \text{ V}$ at Ta = $-20 \text{ to } 75^{\circ}\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CIR- CUIT	TEST CONDITIONS	MIN	TYP.	MAX	UNIT
Clock Period	tCPV		_	10	_	_	μs
CPV Pulse Width (H)	tCPVH	_	_	4	_	_	μs
CPV Pulse Width (L)	tCPVL		_	4	_	_	μs
OE Enable Time	twOE		_	1	_	_	μs
Data Set-up Time	tsDI	_	_	1	_	_	μs
Data Hold Time	thDI	_	_	1	_	_	μs
Output Delay Time (1)	tpdDO	_	$C_L = 50 pF$	_	_	1	μs
Output Delay Time (2)	tpdG	_	C _L = 300 pF	_	_	1	μs
Output Delay Time (3)	tpdOE	_	C _L = 300 pF	_	_	1	μs

