Semicustom смоз Standard cell array

CS91 Series

DESCRIPTION

The CS91 series 0.11 μ m CMOS standard cell is a line of highly integrated CMOS ASICs featuring high speed and low power consumption. This series incorporates up to 48 million gates which have a gate delay time of 16 ps, resulting in both integration and speed about three times higher than conventional products.

FEATURES

- Technology : 0.11 μm silicon-gate CMOS, 5- to 8-layer wiring (Copper is used as wire material.), Low-K (2.7) Inter-layer material (Inter-layer material that has low permittivity)
- Support for high speed, high integration, low leak internal cell set. Capable of incorporating on the same chip.
- Supply voltage : $+1.2 V \pm 0.1 V$ (standard specification)
- Junction temperature range : -40 °C to +125 °C
- Gate delay time : t_{pd} = 16 ps (1.2 V, inverter, F/O = 1)
- Gate power consumption : Pd = 6.6 nW/MHz/BC (1.2 V, inverter, F/O = 1)
- Support for ultra high speed (622 Mbps to 780 Mbps, 2.5 Gbps to 3.125 Gbps, 10 Gbps) interface macros for transmission
- Special interfaces : P-CML, LVDS, PCI, SSTL-2, GTL, TLVTTL, and others.)
- Buffer cell dedicated to crystal oscillator
- IP macros : CPU (ARM9, ARM7TDMI) , DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others.
- Compiled cells (RAM/ROM/multiplier, and others.)
- · Hardware/software co-design environment
- Short-term development using a timing driven layout tool
- · Hierarchical design environment for supporting large-scale circuits
- Support for SIGNAL INTEGRITY, EMI noise reduction
- · Support for High resolution RC extraction base delay calculation environment
- · Support for optimization environment of power supply wire

(Continued)



CS91 Series

(Continued)

- Support for static timing sign off
- Support for memory (RAM) BIST
- Support for boundary SCAN
- Support for LOGIC BIST
- A variety of package options : FC-BGA (2116 pin Max) , EBGA, and others.

Note : Including items under development.

MACRO LIBRARY (Including macros being prepared)

1. Logic cells (about 400 types)

- Adder
- Decoder
- AND-OR InverterClock Buffer
- Non-SCAN Flip FlopInverter

Latch

Buffer

NAND

• OR-AND Inverter

- ANDNOR
- ORSelector
- SCAN Flip Flop
- EOROthers
- ENORAND-OR

2. IP macros

CPU/DSP	ARM9, ARM7TDMI, Communications DSP, DSP for AV
Ultra high speed I/F macros	622 Mbps to 780 Mbps, 2.5 Gbps to 3.125 Gbps, 10 Gbps
Interface macro	PCI, IEEE1394, USB, IrDA, etc.
Multimedia processing macros	JPEG, MPEG, etc.
Mixed signal macros	ADC, DAC, OPAMP, etc.
Compiled macros	RAM, ROM, multiplier, adder, multiplier-accumulator, etc.
PLL	Analog PLL, digital PLL

3. Special I/O interface macros

- T-LVTTL SSTL
- HSTL

• LVDS

PCI

- P-CML
- USB

■ COMPILED CELLS (UNDER DEVELOPMENT)

Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CS91 series has the following types of compiled cells. (Note that each macro is different in word/bit range depending on the column type.)

1. Clock synchronous single-port RAM (1 address : 1 RW)

Column type	Memory capacity	Word range	Bit range	Unit
4	32 to 144 K	16 to 1 K	2 to 144	bit
16	2176 to 288 K	1088 to 8 K	2 to 36	bit

2. Clock synchronous dual-port RAM (2 addresses : 1 RW, 1 R)

Column type	Memory capacity	Word range	Bit range	Unit
4	32 to 144 K	16 to 1 K	2 to 144	bit
16	128 to 144 K	64 to 4 K	2 to 36	bit
	Up to 288 K	_	_	bit

3. Clock synchronous ROM

Column type	Memory capacity	Word range	Bit range	Unit
16	256 to 512 K	128 to 4 K	2 to 128	bit
64	1024 to 512 K	512 to 16 K	2 to 32	bit

■ HIGH-CAPACITY MEMORY

• Clock synchronous single port RAM (1 address : 1 RW)

Memory capacity	Unit
Up to 4 M	bit

■ ABSOLUTE MAXIMUM RATINGS

				()	/ss = 0 V)
Parameter	Symbol	Application	Rat	ing	Unit
Farameter	Symbol	Application	Min	Max	Unit
		Vddi (Internal)	Vss – 0.5	1.8	V
Power supply voltage	Vdd	VDDE (External 2.5 V)	Vss - 0.5	3.6	V
		VDDE (External 3.3 V)	Vss – 0.5	4.0	V
		1.2 V	Vss – 0.5	$V_{DDI} + 0.5$ (\leq 1.8 V)	V
Input voltage ^{*1}	Vı	2.5 V	Vss – 0.5	$\begin{array}{l} V_{DDE}+0.5\\ (\ \leq\ 3.6\ V) \end{array}$	V
		3.3 V	Vss - 0.5	$\begin{array}{l} V_{\text{DDE}} + 0.5 \\ (\leq 4.0 \text{ V}) \end{array}$	V
		1.2 V	Vss – 0.5	$V_{DDI} + 0.5$ ($\leq 1.8 \text{ V}$)	V
Output voltage	Vo	2.5 V	Vss - 0.5	$\begin{array}{l} V_{\text{DDE}} + 0.5 \\ (\ \leq \ 3.6 \ \text{V}) \end{array}$	V
		3.3 V	Vss – 0.5	$\begin{array}{l} V_{\text{DDE}} + 0.5 \\ (\ \leq \ 4.0 \ \text{V}) \end{array}$	V
Storage temperature	Тѕт	Plastic package	-55	+125	°C
Dowor oupply pip ourront*2	D	Per Vddi/Vdde pin			mA
Power-supply pin current *2	ID	Per Vss pin			mA
		L type simultaneous switching noise : minimum, delay : long			mA
Output current*3	lo	M type simultaneous switching noise : small, delay : middle			mA
		H type simultaneous switching noise : middle, delay : short			mA

*1 : Values are determined separately for LVDS, etc.

*2 : Maximum supply current which can be supplied constantly.

*3 : Maximum output current which can be supplied constantly.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Vss = 0 V)

(Vss = 0 V)

■ RECOMMENDED OPERATING CONDITIONS (PROVISIONAL SPEC)

- Single power supply $(V_{\text{DD}}=1.2~V\pm0.1~V)$

Parameter	Symbol	Value			Unit
Farameter	Symbol	Min	Тур	Max	Unit
Power supply voltage	Vdd	1.1	1.2	1.3	V
"H" level input voltage	Vін	$V_{DD} imes 0.7$	—	Vdd + 0.3	V
"L" level input voltage	VIL	-0.3	—	$V_{\text{DD}} imes 0.3$	V
Junction temperature	Tj	-40	—	+125	°C

- Dual power supply (V_{DDE} = 3.3 V \pm 0.3 V, V_{DDI} = 1.2 V \pm 0.1 V)

Parameter		Symbol		Value		Unit
		Symbol	Min	Тур	Max	Unit
Power supply veltage	3.3 V supply voltage	Vdde	3.0	3.3	3.6	V
Power supply voltage	1.2 V supply voltage	Vddi	1.1	1.2	1.3	V
	3.3 V CMOS level	ViH	2.0	—	Vdde + 0.3	V
"H" level input voltage	1.2 V CMOS level	VIH	$V_{DDI} imes 0.7$	—	Vddi + 0.3	V
"I " lovel input veltage	3.3 V CMOS level	VIL	-0.3	—	+0.8	V
"L" level input voltage	1.2 V CMOS level	VIL	-0.3		$V_{\text{DDI}} imes 0.3$	V
Junction temperature		Tj	-40	—	+125	°C

- Dual power supply (V_{DDE} = 2.5 V \pm 0.2 V, V_{DDI} = 1.2 V \pm 0.1 V)

(Vss	=	0	V)
	v 33	_	υ	vj

Parameter		Symbol		Value	Unit	
		Symbol	Min	Тур	Max	Onit
Power supply voltage	2.5 V supply voltage	Vdde	2.3	2.5	2.7	V
	1.2 V supply voltage	Vddi	1.1	1.2	1.3	V
"I I" Laural in autorality and	2.5 V CMOS level	Mar	1.7		Vdde + 0.3	V
"H" level input voltage	1.2 V CMOS level	Vін	$V_{\text{DDI}} imes 0.7$		Vddi + 0.3	V
"L" level input voltage	2.5 V CMOS level	VIL	-0.3		+0.7	V
	1.2 V CMOS level	VIL	-0.3		$V_{\text{DDI}} imes 0.3$	V
Junction temperature		Tj	-40		+125	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS (PROVISIONAL SPEC)

• Single power supply : $V_{DD} = 1.2 V$

(V_DD = 1.2 V \pm 0.1 V, Vss = 0 V, T_j = -40 °C to +125 °C)

Parameter	Symbol	Condition		Value		Unit
Faidilielei	Parameter Symbol Condition		Min	Тур	Max	Onit
Power supply current*1, *2	DDS	Static state	—			mA
"H" level output voltage	Vон	Іон = −100 μА	$V_{\text{DD}} - 0.2$		Vdd	V
"L" level output voltage	Vol	IoL = 100 μA	0		0.2	V
"H" level output current	Іон	$V_{\text{DD}} = 1.2 \text{ V} \pm 0.1 \text{ V}$				V
"L" level output current	lol	$V_{DD} = 1.2 \text{ V} \pm 0.1 \text{ V}$				V
Output short circuit current*3	los					mA
Input leakage current*4	ΙL				±10	μA
Pull up/pull down resistance	R₽	$\begin{array}{l} Pull \ up \ : \ V_{\text{IL}} = 0 \\ Pull \ down \ : \ V_{\text{IH}} = V_{\text{DD}} \end{array}$		12	—	kΩ

*1 : When the memory macro is in standby mode and analog macro is in power-down mode. At both case, conditions are $V_{IH} = V_{DD}$, $V_{IL} = 0$ V and $T_j = +25$ °C.

*2 : The values may not be guaranteed when input/output buffers with pull-up/pull-down resistor or crystal oscillator buffers are used.

- *3 : The maximum current which flows when the output pin is shorted to V_{DD} or V_{SS}. Keep the output short-circuit current below the maximum rating.
- *4 : The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

•	Dual power supply	VDDE = 3.3	V, V _{DDI} = 1.2 V
---	-------------------	------------	-----------------------------

Devenedar	Symbol	Condition	Value			
Parameter			Min	Тур	Max	Unit
Power supply current*1,*2	IDDS	Static state				mA
"H" level output voltage	Vон4	Іон = −100 μА	Vdde - 0.2		Vdde	V
	Vон2	Іон = −100 μА	Vddi - 0.2	_	Vddi	V
"L" level output voltage	Vol4	lo∟ = 100 μA	0		0.2	V
	Vol2	lo∟ = 100 μA	0		0.2	V
"H" level output current	Іон	$V_{OH} = V_{DDE} - 0.2 V$		_		mA
"L" level output current	lol	Vol = 0.2 V				mA
Output short circuit current*3	los					mA
Input leakage current*4	L				±10	μA
Pull up/pull down resistance	R₽	3.3 V Pull up : VI = 0 Pull down : VI = VDDE	15	33	70	kΩ
		1.2 V Pull up : Vı = 0 Pull down : Vı = V _{DDI}		12	_	kΩ

 $(V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{DDI} = 1.2 \text{ V} \pm 0.1 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ T}_i = -40 \text{ }^{\circ}\text{C} \text{ to } +125 \text{ }^{\circ}\text{C})$

*1 : When the memory macro is in standby mode and analog macro is in power-down mode. At both case, conditions are $V_{IH} = V_{DD}$, $V_{IL} = 0$ V and $T_j = +25$ °C.

*2 : The values may not be guaranteed when input/output buffers with pull-up/pull-down resistor or crystal oscillator buffers are used.

*3 : The maximum current which flows when the output pin is shorted to V_{DD} or V_{SS}. Keep the output short-circuit current below the maximum rating.

*4 : The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

• Dual power supply : VDDE = +2.5 V, VDDI = +1.2 V

$(V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}, \text{ V}_{DDI} = 1.2 \text{ V} \pm 0.1 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{j} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C})$						
Parameter	Symbol	Condition	Value			11:0:1
			Min	Тур	Max	Unit
Power supply current*1,*2	IDDS	Static state	—			mA
"H" level output voltage	Vонз	Іон = −100 μА	Vdde - 0.2		Vdde	V
	Vон2	Іон = −100 μА	Vddi - 0.2		Vddi	V
"L" level output voltage	Vol3	lo∟ = 100 μA	0		0.2	V
	Vol2	lo∟ = 100 μA	0		0.2	V
"H" level output current	Іон	$V_{OH} = V_{DDE} - 0.2 V$	_			mA
"L" level output current	Iol	Vol = 0.2 V				mA
Output short circuit current*3	los		—			mA
Input leakage current*4	١L		_		±10	μA
Pull up/pull down resistance	P-	2.5 V Pull up : $V_1 = 0$ Pull down : $V_1 = V_{DDE}$	_	25		kΩ
	R₽	$\begin{array}{l} 1.2 \ V \\ Pull \ up \ : \ V_l = 0 \\ Pull \ down \ : \ V_l = V_{DDl} \end{array}$		12		kΩ

*1 : When the memory macro is in standby mode and analog macro is in power-down mode. At both case, conditions are $V_{IH} = V_{DD}$, $V_{IL} = 0$ V and $T_j = +25$ °C.

- *2 : The values may not be guaranteed when input/output buffers with pull-up/pull-down resistor or crystal oscillator buffers are used.
- *3 : The maximum current which flows when the output pin is shorted to V_{DD} or V_{SS}. Keep the output short-circuit current below the maximum rating.
- *4 : The input leakage current may exceed the above value when the input buffer with pull-up/pull-down resistor is used.

■ AC CHARACTERISTICS

Parameter	Symbol	Rating				
Farameter Sym	Symbol	Min	Тур	Max	Unit	
Delay time	tpd ^{★1}	typ ^{*2} × tmin ^{*3}	$typ^{*2} \times ttyp^{*3}$	$typ^{*2} \times tmax^{*3}$	ns	

*1 : Delay time = propagation delay time, Enable time, Disable time

*2 : "typ" is calculated from the cell specification.

*3 : Measurement conditions

Measurement condition	tmin	t typ	t max
$V_{DD} = 1.2 \ V \pm 0.1 \ V, \ V_{SS} = 0 \ V, \ T_{j} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	0.65	1.00	1.66

Note : $t_{pd max}$ is calculated according to the maximum junction temperature (T_j).

■ INPUT/OUTPUT PIN CAPACITANCE

 $(f = 1 \text{ MHz}, V_{DD} = V_{DI} = 0 \text{ V}, T_j = +25 \text{ °C})$

Parameter	Symbol	Value	Unit
Input pin	CIN	16 Max	pF
Output pin	Соит	16 Max	pF
Input/output pin	Cı/o	16 Max	pF

Note : Capacitance values according to the package and the location of the pin.

DESIGN METHOD

The standard cell integration design environment SCCAD2 has the following functions to enable development of large-scale, high-quality LSIs in less time. Note that some functions are still in development. Contact your authorized FUJITSU representative.

• Timing-driven layout function, for automatic wiring layouts based on timing restrictions to eliminate post-layout timing problems.

• Functions for division of large-scale circuits, with multiple simultaneous logical and physical designs to reduce development time.

- Functions for automated generation of power supply and signal lines including evaluation of supply voltage drop, signal noise, delay penalty, and crosstalk.
- Signal integrity functions (crosstalk countermeasures, etc.)

SUPPORT TOOLS

- Simulation Synopsys, Inc. : VCS Cadence Design Systems, Inc. : Verilog-XL, NC-Verilog, NC-VHDL Model Technology, Inc. : Model-Sim FUJITSU LIMITED : LCADFE
- Logic synthesis Synopsys, Inc. : DesignCompiler, Physical Compiler Cadence Design Systems, Inc. : BuildGates
- Clock tree
 Cadence Design Systems, Inc. : CT-Gen
- Timing analysis
 Synopsys, Inc. : PrimeTime
 FUJITSU LIMITED : GISTA
- Power calculation
 Sequence Design, Inc. : Watt Watcher
 Synopsys, Inc. : Design Power, Power Compiler
 FUJITSU LIMITED : PowerImpuls
- Layout
 Cadence Design Systems, Inc. : SiliconEnsemble DSM
- Test tools
 Logic Vision, Inc. : icBIST
 FUJITSU LIMITED : DFT-Planner, FANTCAD, xpax, TERBAN, FANSCAD
- Format verification
 Avant! corporation : Design VERIFYer
 Synopsys, Inc. : Formality
 Verplex Systems, inc. : Conformal-LEC
 FUJITSU LIMITED : Assure
- Verification tool Cadence Design Systems, Inc. : Dracula Mentor Graphics corporation : Calibre
- Design environment tool
 FUJITSU LIMITED : SCCAD2/IPSymphony

PACKAGES

A variety of package types

Contact your FUJITSU representative for availability dates.

Development of chips with narrow-pitch solder bump technology and high-pin count packages enables users to respond to the high-pin count, high-speed requirements of the network market. A variety of packages from existing series are also available for smooth transition from previously developed models.

FCBGA package : maximum 2116 pins, EBGA package : maximum 672 pins,

FBGA package : maximum 304 pins

QFP package (including packages under development) : maximum 304 pins

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0207 © FUJITSU LIMITED Printed in Japan