DS07-12508-3E

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89601R Series

MB89601R/603/P601/PV620

DESCRIPTION


The MB89601R series is compact one-chip microcontrollers using the F²MC-8L* CPU core for which can operate at low voltage but at high speed. The microcontrollers contain peripheral functions such as timers, a serial interface and an external interrupt and are applicable to welfare products, especially portable devices required savings in board space.

*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- High-speed processing at low voltage Minimum execution time: 0.5 $\mu s/3.5$ V at 8 MHz
- F²MC-8L family CPU core
- Timer
- 8-bit PWM timer (also usable as a reload timer)
- Serial interface Switchable transfer direction allows communication with various equipment.
- External interrupt Capable of wake-up from low-power consumption modes (with an edge detection function)
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption.)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

PACKAGE



■ PRODUCT LINEUP

Part number Parameter	MB89601R	MB89603	MB89P601	MB89PV620*1	
Classification		ction products M products)	One-time PROM product	Piggyback/evaluation product (for evaluation and development)	
ROM size (internal ROM)	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	4 K × 8 bits (external ROM, programming with general-purpose EPROM programmer)	32 K × 8 bits (external ROM)	
RAM size		80 × 8 bits		1 K × 8 bits	
CPU functions		Number of instruction Instruction bit length Instruction length: Data bit length: Minimum execution t Interrupt processing	: 8 bits 1 to 3 bytes 1, 8, 16 bits ime: 0.5 μs/8 MHz		
Ports	Input ports: Output ports: I/O ports (N-ch open-o Output ports (CMOS) I/O ports (CMOS):	1 (also serve as none drain): 8 (3 ports also s : none	peripherals.)	 5 (4 ports also serve as peripherals.) 8 (8 ports also serve as peripherals.) 8 (4 ports also serve as peripherals.) 8 (8 ports also serve as peripherals.) 8 (8 ports also serve as peripherals.) 24 (24 ports also serve as 	
8-bit PWM timer	Total:	33		peripherals.) 53	
		1	t capable, operating clock cy conversion cvcle: 128 t	• •	
8-bit pulse-width count timer	8-bit resolution PWM operation (conversion cycle: 128 to 2048 μs) 8-bit timer operat 8-bit timer operat 8-bit reload timer operation 8-bit pulse-width measurement op				
16-bit timer/counter		none		16-bit timer operation 16-bit event conter	
8-bit serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 1.0 μs, 4.0 μs, 16.0 μs)				
8-bit A/D converter		none		8-bit resolution × 8 channels A/D conversion mode Sense mode Reference voltage input	
External interrupt	Rising Used also f	ction, interrupt vector, edge/falling edge sele or wake-up from stop/s tion is also permitted ir	ctability leep modes.	External interrupt × 4 channels	

(Continued)

Part number Parameter	MB89601R	MB89603	MB89P601	MB89PV620*1	
Standby mode	Sleep mode, stop mode				
Process	CMOS				
Operating voltage*1	2.2 V to 6.0 V 2.7 V to 6.0 V				
EPROM for use				MBM27C256A-20TV MBM27C256A-20CZ	

*1: The piggyback/evaluation product is applicable to the MB89620 series.

*2: Varies with conditions such as the operating frequency. (See section "Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89601R MB89603 MB89P601	MB89PV620
DIP-48P-M05	0	×
MDP-64C-P02	×	0
MQP-64C-P01	×	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "
Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89601R, MB89603, MB89P601, upper than 0140_H of each register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.
- External area is used.

2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.


Before using options check "■ Mask Options."

Take particular care on the following point:

• Options are fixed on the MB89PV620 and MB89P601.

PIN ASSIGNMENT





• Pin assignment on package top (MB89PV620 only)

Pin no.	Pin name						
65	N.C.	73	A2	81	N.C.	89	ŌĒ
66	Vpp	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

• MB89601R/603/P601

Pin no.	Pin name	Circuit	Function
SQFP*		type	
3	X0	A	Cystal oscillator pins
2	X1		
38	MOD0	В	Operating mode selection pins
35	MOD1		Connect directly to Vss.
14	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
27 to 34	P00 to P07	D	General-purpose I/O ports
39 to 46	P10 to P17		
16 to 22	P30 to P36	E	General-purpose I/O ports This port is a hysteresis input type. A software pull-up resistor is provided as an option.
23	P37/PTO	-	General-purpose I/O port This port is a hysteresis input type. Also serves as the toggle output for the 8-bit PWM timer. A software pull-up resistor is provided as an option.
4 to 8	P40 to P44	G	N-ch open-drain I/O port This port is a hysteresis input type.
9	P45/SCK	-	N-ch open-drain I/O port This port is a hysteresis input type. Also serves as the clock I/O for the serial I/O.
10, 11	P46/SO, P47/SI	-	N-ch open-drain I/O port This port is a hysteresis input type. Also serves as the data output for the serial I/O.
15	P60/INT	I	General-purpose input-only port Also serves as an external interrupt input. This port is a hysteresis input type.
26	Vcc	—	Power supply pin
47	Vss	—	Power supply (GND) pin
1, 12, 13, 24, 25, 36, 37, 48	N.C.	_	Be sure to leave them open.

* : FPT-48P-M05

• MB89PV620

Pin	no.		Circuit	Function
MDIP*1	MQFP*2	Pin name	type	Function
30	23	X0	Α	Crystal oscillator pins
31	24	X1	_	
28	21	MOD0	В	Operating mode selection pins
29	22	MOD1		Connect directly to Vcc or Vss.
27	20	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
56 to 49	49 to 42	P00/AD0 to P07/AD7	D	General-purpose I/O ports When an external bus is used, this port function as multiplex pins of lower address output and data I/O.
48 to 41	41 to 34	P10/A08 to P17/A15	D	General-purpose I/O ports When an external bus is used, this port function as a upper address output.
40	33	P20/BUFC	F	General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR.
39	32	P21/HAK	F	General-purpose output-only port When an external bus is used, this port can also be used as a hold-acknowledge by setting the BCTR.
38	31	P22/HRQ	D	General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.
37	30	P23/RDY	D	General-purpose output-only port When an external bus is used, this port functions as a ready input.
36	29	P24/CLK	F	General-purpose output-only port When an external bus is used, this port functions as a clock output.
35	28	P25/WR	F	General-purpose output-only port When an external bus is used, this port functions as a write signal output.
34	27	P26/RD	F	General-purpose output-only port When an external bus is used, this port functions as a read signal output.

*1: MDP-64C-P02

*2: MQP-64C-P01

(Continued)

Pin	no.	Din nome	Circuit	Function
MDIP ^{*1}	MQFP*2	Pin name	type	Function
33	26	P27/ALE	F	General-purpose output-only port When an external bus is used, this port functions as an address latch signal output.
58	51	P30/ADST	E	General-purpose I/O port Also serves as the external activation input for the A/D converter. This port is a hysteresis input type.
59	52	P31/SCK1	E	General-purpose I/O port Also serves as the clock I/O for the serial I/O 1. This port is a hysteresis input type.
60	53	P32/SO1	E	General-purpose I/O port Also serves as the data output for the serial I/O 1. This port is a hysteresis input type.
61	54	P33/SI1	E	General-purpose I/O port Also serves as the data input for the serial I/O 1. This port is a hystereisis input type.
62	55	P34/EC	E	General-purpose I/O port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.
63	56	P35/PWC	E	General-purpose I/O port Also serves as the measured-pulse input for the 8-bit pulse width-counter. This port is a hysteresis input type.
1	58	P36/WTO	E	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse-width counter. This port is a hysteresis input type.
2	59	P37/PTO	E	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. This port is a hysteresis input type.
3 to 6	60 to 63	P40 to P43	G	N-ch open-drain I/O ports This port is a hysteresis input type.
7	64	P44/BZ	G	N-ch open-drain I/O port Also serves as a buzzer output. This port is a hysteresis input type.
8	1	P45/SCK2	G	N-ch open-drain I/O port Also serves as the clock I/O for the serial I/O 2. This port is a hysteresis input type.
9	2	P46/SO2	G	N-ch open-drain I/O port Also serves as the data output for the serial I/O 2. This port is a hysteresis input type.

*1: MDP-64C-P02

*2: MQP-64C-P01

(Continued)

Pin no.		Dia a sure	Circuit	Function
MDIP*1	MQFP*2	Pin name	type	Function
10	3	P47/SI2	G	N-ch open-drain I/O port Also serves as the data I/O for the serial I/O 2. This port is a hysteresis input type.
11 to 18	4 to 11	P50/AN0 to P57/AN7	Н	N-ch open-drain output-only ports Also serves as the analog input for the A/D converter.
22 to 25	15 to 18	P60/INT0 to P63/INT3	I	General-purpose input-only ports Also serves as an external interrupt input. This port is a hysteresis input type.
26	19	P64	I	General-purpose input-only port This port is a hysteresis input type.
64	57	Vcc	_	Power supply pin
32, 57	25, 50	Vss	—	Power supply (GND) pins
19	12	AVcc		A/D converter power supply pin
20	13	AVR	_	A/D converter reference voltage input pin
21	14	AVss	_	A/D converter power supply pin. Use this port at the same voltage as Vss.

*1: MDP-64C-P02

*2: MQP-64C-P01

٠	External	EPROM	pins	(MB89PV620 only)
---	----------	-------	------	------------------

Pin	no.	Pin name	I/O	Function
MDIP	MQFP	Pin name	1/0	Function
65	66	Vpp	0	"H" level output pin
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
75 76 77	77 78 79	01 02 03	I	Data input pins
78	80	Vss	0	Power supply (GND) pin
79 80 81 82 83	82 83 84 85 86	04 05 06 07 08	1	Data input pins
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins
90	94	A13	0	
91	95	A14	0	
92	96	Vcc	0	EPROM power supply pin
_	65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X0 X0 X0 X0 X0 X0 X0 X0 X0 X0	 At an oscillation feedback resistor of approximately 1 MΩ/5.0 V
В		
С	R P-ch N-ch	 At an output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V Hysteresis input
D	P-ch P-ch P-ch N-ch T	 CMOS I/O Pull-up resistor optional (MB89601R/603 only)
E	P-ch P-ch N-ch	 CMOS output Hysteresis input Software pull-up resistor optional

Туре	Circuit	Remarks
F	P-ch N-ch	CMOS output
G	P-ch N-ch	 N-ch open-drain output Hysteresis input Pull-up resistor optional (MB89601R/603 only)
H	P-ch P-ch N-ch Analog input	 N-ch open-drain output Analog input Pull-up resistor optional
Ι		 Hysteresis input Pull-up resistor optional (MB89601R/603 only)

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{cc} or lower than V_{ss} is applied to input and output pins other than P40 to P47, P60 or if higher than the voltage which shows on section "■ Electrical Characteristics" is applied between V_{cc} and V_{ss}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

4. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P601


The MB89P601 is an OTPROM version of the MB89601R series.

1. Features

- 4-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 4-Kbyte PROM is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P601 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


When the operating ROM area for a single chip is 32 Kbytes (8000_H to FFFF_H) the PROM can be programmed as follows:

Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 7000_H to 7FFF_H (note that addresses E000_H to FFFF_H while operating as a single chip assign to 7000_H to 7FFF_H in EPROM mode).
- (3) Program to 0000 to 7FFF_H with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
FPT-48P-M05	ROM-48QF-28DP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760 Note: Connect the adapter jumper pin to Vss when using.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32(Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

3. Memory Space


Memory space in each mode, such as 32-Kbyte PROM, is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0006_H to 7FFF_H.
- (3) Program to 0000 to 7FFF with the EPROM programmer.


BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89601R series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89601R series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

← 16 bits ─ ►		Initial value
PC	: Program counter	FFFDH
А	: Accumulator	Undefined
Т	: Temporary accumulator	Undefined
IX	: Index register	Undefined
EP	: Extra pointer	Undefined
SP	: Stack pointer	Undefined
PS		g = 0, IL1, 0 = 11 er bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

Rule for Conversion of Actual Addresses of the General-purpose Register Area																
											RP		Lower OP codes			
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	\downarrow	\downarrow	\downarrow	\downarrow												
Generated addresses	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		1
1	0	2	- - -
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to 32 banks can be used on the architecture, but only 8 banks can be used on the MB89601R series due to the restricted internal RAM size. The bank currently in use is indicated by the register bank pointer (RP).



Note: For software development, take care that the usable register banks on the MB89601R/603 are different from that on the MB89PV620. On the MB89PV620, up to 32 banks can be used.

■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	SPCR	Port 3 pull-up register
05н			Vacancy
06н			Vacancy
07н			Vacancy
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBTC	Clock interrupt control register
0Вн			Vacancy
ОСн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0Fн			Vacancy
10н			Vacancy
11н	(R)	PDR6	Port 6 data register
12н	(R/W)	CNTR	PWM control register
13н	(W)	COMR	PWM compare register
14н		•	Vacancy
15н			Vacancy
16н			Vacancy
17н			Vacancy
1 8н			Vacancy
19н			Vacancy
1Ан			Vacancy
1Bн			Vacancy
1Сн			Vacancy
1Dн			Vacancy
1Ен	(R/W)	SMR	Serial mode register
1Fн	(R/W)	SDR	Serial data register

(Continued)

Address	Read/write	Register name	Register description				
20н			Vacancy				
21н			Vacancy				
22н		Vacancy					
23н			Vacancy				
24н	(R/W)	EIC	External interrupt control register				
25н to 7Bн			Vacancy				
7Сн	(W)	ILR1	Interrupt level setting register 1				
7Dн	(VV)	ILR2	Interrupt level setting register 2				
7 Ен	(VV)	ILR3	Interrupt level setting register 3				
7Fн			Vacancy				

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings


					(Vss = 0.0 V)
Parameter	Symbol	Va	lue	Unit	Remarks
Falameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss-0.3	Vss + 7.0	V	
	VI1	Vss-0.3	Vcc + 0.3	V	Except P40 to P47, P60
Input voltage	V _{I2}	Vss-0.3	Vss + 7.0	V	P40 to P47, P60
Output voltage	Vo1	Vss-0.3	Vcc + 0.3	V	Except P40 to P47
Output voltage	Vo2	Vss-0.3	Vss + 7.0	V	P40 to P47
"L" level maximum output current	lol		20	mA	
"L" level average output current	Iolav		4	mA	Average value (operating current \times operating rate)
"L" level total average output current	ΣIOLAV		40	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣΙοι		100	mA	
"H" level maximum output current	Іон		-20	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current × operating rate)
"H" level total average output current	ΣΙοήαν		-20	mA	Average value (operating current × operating rate)
"H" level total maximum output current	∑Іон		-50	mA	
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

Value Symbol Unit Remarks Parameter Min. Max. Normal operation assurance range* V 2.2* 6.0 MB89601R/603 Power supply voltage Vcc Normal operation assurance range* 2.7* V 6.0 MB89P601 1.5 6.0 V Retains the RAM state in stop mode °C Operating temperature TA -40 +85

* : These values vary with the operating frequency. See Figure 1.



(Vss = 0.0 V)

3. DC Characteristics

				$T_A = -4$	$A = -40^{\circ}C \text{ to } +85^{\circ}C)$			
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
i arameter	Syribol	ГШ	Condition	Min.	Тур.	Max.	onit	itemaiks
	Vін	P00 to P07, P10 to P17	_	0.7 Vcc		Vcc + 0.3	V	
"H" level input voltage	VIHS1	P30 to P37, MOD0, MOD1, RST	_	0.8 Vcc		Vcc + 0.3	V	
L" level input voltage	VIHS2	P40 to P47, P60		0.8 Vcc		Vss + 6.0	V	
	VIL	P00 to P07, P10 to P17		Vss-0.3		0.3 Vcc	V	
"L" level input voltage	Vils	P30 to P37, MOD0, MOD1, RST, P40 to P47, P60	_	Vss-0.3		0.2 Vcc	V	
Open-drain output pin application voltage	VD	P40 to P47	_	Vss-0.3	_	Vss + 6.0	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P30 to P37	Іон = -2.0 mA	4.0		_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P30 to P37, P40 to P47	Iol = +1.8 mA	_		0.4	V	
	Vol2	RST	IoL = +4.0 mA			0.4	V	
Input leakage current (Hi-z output leakage current)	ILII	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P60, MOD0, MOD1	0.0 V < VI < Vcc	_		±5	μΑ	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P60, RST	VI = 0.0 V	25	50	100	kΩ	

(Continued)

		($(V_{CC} = +5.0 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +80^{\circ}\text{C} \text{ to } +80^{\circ$					
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Farameter	Symbol	FIII	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc	- Vcc	Fc = 8 MHz Normal operating mode	_	9	15	mA	
Power supply			Fc = 8 MHz	_	10	18	mA	MB89P601
current*	Iccs		Fc = 8 MHz Sleep mode		3	4	mA	External clock
	Іссн		T _A = +25°C Stop mode			10	μΑ	
Input capacitance	CIN	Other than Vcc and Vss	f = 1 MHz	_	10		pF	

* : The power supply current is measured at the external clock.

Note: A pull-up resistor for P00 to P07, P10 to P17, P40 to P47 and P60 is selectable on MB89601R/603 only.


4. AC Characteristics

(1) Reset Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol Condition		Valu	ue	Unit	Remarks
Farameter	Symbol	Condition	Min.	Max.	Unit	Renarks
RST "L" pulse width	t zlzh		16 t xcy∟		ns	

Note: txcyL is the oscillation cycle (1/Fc) to input to the X0 pin.




(2) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Condition	Min.	Max.	Unit	Reillarks
Power supply rising time	tR			50	ms	Power-on reset function only
Power supply cut-off time	t off		1		ms	Due to repeated operations

Note: Abrupt change in power supply voltage may cause a power-on reset.


If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

 $(V_{SS} = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Deveryoter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol	FIII	Condition	Min.	Max.	Unit	Reinarks	
Clock frequency	Fc	X0, X1	_	1	8	MHz		
Clock cycle time	txycL	X0, X1	_	125		ns		
Input clock pulse width	Рwн Pwl	X0		20	_	ns	External clock	
Input clock rising/falling time	tcr tcr	X0	_		10	ns	External clock	



(4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t inst	4/Fc	μs	$t_{inst} = 0.5 \ \mu s$ when operating at Fc = 8 MHz

(5) Serial I/O Timing

$(V_{CC} = +5.0 V \pm 10\%, V_{SS} = 0.0 V, T_{A} = -40^{\circ}C \text{ to } +8$	5°C)
--	------

Parameter	Symbol	Pin	Condition	Valu	ie	Unit	Remarks
Farameter	Symbol		Condition	Min.	Max.	Unit	itemarks
Serial clock cycle time	tscyc	SCK		2 t _{inst} *	_	μs	
$SCK \downarrow \rightarrow SO$ time	tslov	SCK, SO	Internal shift	-200	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK	clock mode	1/2 t _{inst} *	_	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнıx	SCK, SI		1/2 t _{inst} *	_	μs	
Serial clock "H" pulse width	t shsl	SCK		1 t _{inst} *	_	μs	
Serial clock "L" pulse width	tslsh	SCK	1	1 t _{inst} *	_	μs	
$SCK \downarrow \rightarrow SO$ time	tslov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK]	1/2 t _{inst} *	_	μs	
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK, SI		1/2 t _{inst} *		μs	


* : For information on tinst, see "(4) Instruction Cycle."



(6) Peripheral Input Timing


			(Vcc = +5.0 V	ñ10%, V	ss = 0.0 \	/, T _A =4	40°C to +85°C)
Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min.	Max.	Unit	Neillai KS
Peripheral input "H" pulse width 1	tiliH1	INIT		2 tinst*	_	μs	
Peripheral input "L" pulse width 1	tihil1			2 tinst*		μs	


* : For information on tinst, see "(4) Instruction Cycle."



■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage






(2) "H" Level Output Voltage

(3) "H" Level Input Voltage/"L" Level Input Voltage



(4) Pull-up Resistance



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

	Table 1	Instruction Symbols
--	---------	---------------------

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	Number of instructions
#:	Number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	((EP)) ← (A)	_	-	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow (B)$	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	-	-	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	-	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	-	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	-	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	$(dír) \leftarrow d8$	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	$((EP)) \leftarrow d8$	_	_	_		87
MOV Ri,#d8	4	2	$(Ri) \leftarrow d8$	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
			$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
		_	$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	_		dH		F3
MOVW EP,#d16	3	3	$(EP) \leftarrow d16$	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b \leftarrow 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_		dH		+5 F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0
								10

Table 2	Transfer Instructions	(48 instructions)
---------	-----------------------	-------------------

Notes: • During byte transfer to A, T \leftarrow A is restricted to low bytes.

 Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	-	-	-	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	—	-	-	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	—	-	-	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	-	-	<u>-</u>	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	—	-	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	—	-	-	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	—	-	-	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	—	-	-	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	-	-	-	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	-	-	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	-	-		++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	-	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	—	_	-	++++	32
	4	1	$(Ri) \leftarrow (Ri) + 1$	—	_	-	+++-	C8 to CF
	3	1	$(EP) \leftarrow (EP) + 1$	_	_	-		C3 C2
INCW IX INCW A	3	1	$(IX) \leftarrow (IX) + 1$	_	-			C2 C0
DEC Ri	4	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	D8 to DF
DEC RI DECW EP	3	1	(Ri) ← (Ri) – 1 (EP) ← (EP) – 1	—	_	-	+++-	Do 10 DF D3
DECW EF	3	1	$(IX) \leftarrow (IX) - 1$	_	_	-		D3 D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	 	D2 D0
MULU A	19	1	$(A) \leftarrow (A) \times (TL)$	_		dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	uL _		dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	++R-	53
CMP A	2	1	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	++++	13
RORC A	2	1		_	_	_	++-+	03
ROLC A	2	1	$-C \leftarrow A \leftarrow$	_	-	-	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) - (dir)	—	-	-	++++	15
CMP A,@EP	3	1	(A) – ((EP))	-	-	-	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	—	-	-	++++	16
CMP A,Ri	3	1	(A) – (Ri)	—	-	-	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	—	-	-	++++	84
DAS	2	1	Decimal adjust for subtraction	-	-	-	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	—	-	-	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	—	-	-	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	_	-	-	++R-	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	-	-	-	++R-	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	-	-	-	++R-	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	-	-	-	++R-	58 to 5F
	2	1	$(A) \leftarrow (AL) \land (TL)$	-	-	-	++R-	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	-	-	-	++R-	64 C5
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	-	_	-	+ + R –	65

(Continued)

Mnemonic	2	#	Operation	TL	ΤН	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land (\ (EP)\)$	_	_	_	++R-	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	—	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	++R-	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	++R-	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	++R-	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	++R-	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	++R-	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	++R-	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	-	—	_		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	-	-		D1

 Table 1
 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	_	_	_		FD
BNZ/BNE rel	3	2	If Z = 0 then PC \leftarrow PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	—	—	—		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	—	—	—		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	—	—	—		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	-	—	—		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 2	Other	Instructions	(9	instructions)
---------	-------	--------------	----	--------------	---

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		-	_	dH		50
PUSHW IX	4	1		-	_	_		41
POPW IX	4	1		-	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		-	_	_	R	81
SETC	1	1		-	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		-	_	_		90

■ INSTRUCTION MAP

Ч	0	1	2	3	4	5	9	7	8	6	А	В	ပ	٥	ш	ш
0	NOP	SWAP	RET	RETI	A MHSUQ	POPW A	MOV A,ext	Sd'Y MNOW	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECW	AML @A	MOWV A,PC
-	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOWV PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOWV A,SP
7	ROLC A	CMP A	ADDC	SUBC	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW	DECW	MOWV IX,A	MOVW A,IX
ε	RORC A	CMPW A	ADDCW A	SUBCW	XCHW A, T	XORW A	ANDW A	ORW A	MOWV @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOWV EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir:4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	r dir,#d8	CMP dir,#d8	CLRB dir:5	BBC dir:5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
ى	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOWV	MOVW	XCHW
	A,@lX +d	A,@lX +d	A,@IX +d	A,@lX +d	@IX +d,A	A,@lX +d	A,@IX +d	A,@IX +d	@IX +d,#d8	@IX +d,#d8	dir: 6	dir: 6,rel	A,@IX +d	@IX +d,A	IX,#d16	A,IX
7	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOWV	MOVW	MOVW	XCHW
	A,@EP	A,@EP	A,@EP	A,@EP	@EP,A	A,@EP	A,@EP	A,@EP	@EP,#d8	@EP,#d8	dir: 7	dir: 7,rel	A,@EP	@EP,A	EP,#d16	A,EP
œ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNC
	A,R0	A,R0	A,R0	A,R0	R0,A	A,R0	A,R0	A,R0	R0,#d8	R0,#d8	dir: 0	dir: 0,rel	R0	R0	#0	rel
6	MOV	CMP	ADDC	SUBC	MOV	XOR	and	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
	A,R1	A,R1	A,R1	A,R1	R1,A	A,R1	A,R1	A,R1	R1,#d8	R1,#d8	dir: 1	dir: 1,rel	R1	R1	#1	rel
A	MOV	CMP	ADDC	SUBC	MOV	XOR	and	OR	2 MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
	A,R2	A,R2	A,R2	A,R2	R2,A	A,R2	A,R2	A,R2	R2,#d8	R2,#d8	dir: 2	dir: 2,rel	R2	R2	#2	rel
۵	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
	A,R3	A,R3	A,R3	A,R3	R3,A	A,R3	A,R3	A,R3	R3,#d8	R3,#d8	dir: 3	dir: 3,rel	R3	R3	#3	rel
ပ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	4 MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
	A,R4	A,R4	A,R4	A,R4	R4,A	A,R4	A,R4	A,R4	R4,#d8	R4,#d8	dir: 4	dir: 4,rel	R4	R4	#4	rel
۵	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BZ
	A,R5	A,R5	A,R5	A,R5	R5,A	A,R5	A,R5	A,R5	R5,#d8	R5,#d8	dir: 5	dir: 5,rel	R5	R5	#5	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
	A,R6	A,R6	A,R6	A,R6	R6,A	A,R6	A,R6	A,R6	R6,#d8	R6,#d8	dir: 6	dir: 6,rel	R6	R6	#6	rel
<u>ц</u>	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BLT
	A,R7	A,R7	A,R7	A,R7	R7,A	A,R7	A,R7	A,R7	R7,#d8	R7,#d8	dir: 7	dir: 7,rel	R7	R7	#7	rel

■ MASK OPTIONS

	Part number	MB89601R MB89603	MB89P601	MB89PV620
No.	Specifying procedure	Specify when ordering masking	Setting not possible	Setting not possible
	$ \begin{array}{c} \mbox{Pull-up resistors} \\ \mbox{P00 to P07, P10 to P17,} \\ \mbox{P40 to P47'^2, P60'^2} \end{array} \end{array} $	Selectable by pin	Fixed to without pull- up resistor	Fixed to without pull-up resistor
1	P30 to P33 ^{*1}	Selectable by pin (Software pull-up resistor)	Can be set per pin (Software pull-up resistor)	
	P33 to P37 ^{*1}	Selectable by 4 pins (Software pull-up resistor)	Can be set per 4 pins (Software pull-up resistor)	
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Fixed to with power-on reset	Fixed to with power-on reset
3	Selection of the oscillation stabilization time Crystal oscillator: (2 ¹⁸ /Fc) Ceramic oscillator: (2 ¹² /Fc)	Selectable	Fixed to crystal oscillator (2 ¹⁸ /Fc)	Fixed to crystal oscillator (2 ¹⁸ /Fc)
4	Reset pin output With reset output Without reset output	Selectable	Fixed to with reset output	Fixed to with reset output


*1: A pull-up resistor for P30 to P37 is not set when ordering masking. It is set by software.


*2: When a pull-up resistor for P40 to P47 and P60 is selected, the input signal exceeding Vcc voltage is not possible.


■ ORDERING INFORMATION

Part number	Package	Remarks
MB89P601PFV MB89601PFV	48-pin Plastic SQFP (FPT-48P-M05)	
MB89PV620C-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV620CF	64-pin Ceramic MQFP (MQP-64C-P01)	

■ PACKAGE DIMENSIONS







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.