TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC7MZ573FK

Low Voltage Octal D-Type Latch with 5 V Tolerant Inputs and Outputs


The TC7MZ573FK is a high performance CMOS octal D-type latch. Designed for use in 3.3 V systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

The device is designed for low-voltage  $(3.3\ V)\ VCC$  applications, but it could be used to interface to  $5\ V$  supply environment for both inputs and outputs.

This 8 bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( $\overline{OE}$ ).

When the  $\overline{OE}$  input is high, the eight outputs are in a high impedance state.

All inputs are equipped with protection circuits against static discharge.



Weight: 0.03 g (typ.)

#### **Features**

- Low voltage operation:  $V_{CC} = 2.0 \sim 3.6 \text{ V}$
- High speed operation:  $t_{pd} = 8.0 \text{ ns (max) (VCC} = 3.0 \sim 3.6 \text{ V)}$
- Output current:  $|I_{OH}|/I_{OL} = 24 \text{ mA (min) (V}_{CC} = 3.0 \text{ V)}$
- Latch-up performance: ±500 mA
- Package: VSSOP (US20)
- Power down protection is provided on all inputs and outputs.
- Pin and function compatible with the 74 series (74AC/VHC/HC/F/ALS/LS etc.) 573 type.

000630EBA1

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The products described in this document are subject to the foreign exchange and foreign trade laws


<sup>•</sup> TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

<sup>•</sup> The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

<sup>•</sup> The information contained herein is subject to change without notice.

## Pin Assignment (top view)



## **IEC Logic Symbol**



#### **Truth Table**


	Inputs					
ŌĒ	LE	D	Outputs			
Н	Х	Х	Z			
L	L	Х	Q <sub>n</sub>			
L	Н	L	L			
L	Н	Н	Н			

X: Don't care

Z: High impedance

 $Q_n$ : Q outputs are latched at the time when the LE input is taken to a low logic level.

## **System Diagram**





## **Maximum Ratings**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	-0.5~7.0	V
DC input voltage	V <sub>IN</sub>	-0.5~7.0	٧
DC output voltage	Va <del>.</del>	-0.5~7.0 (Note1)	V
DC output voltage	Vout	-0.5~V <sub>CC</sub> + 0.5 (Note2)	V
Input diode current	I <sub>IK</sub>	-50	mA
Output diode current	lok	±50 (Note3)	mA
DC output current	Гоит	±50	mA
Power dissipation	PD	180	mW
DC V <sub>CC</sub> /ground current	I <sub>CC</sub> /I <sub>GND</sub>	±100	mA
Storage temperature	T <sub>stg</sub>	-65~150	°C

Note1: Output in off-state

Note2: High or low state. IOUT absolute maximum rating must be observed.

Note3:  $V_{OUT} < GND, V_{OUT} > V_{CC}$ 

## **Recommended Operating Conditions**

Characteristics	Symbol	Rating	Unit	
Supply voltage	V <sub>CC</sub>	2.0~3.6		
Supply voltage	VCC	1.5~3.6 (Note4)	V	
Input voltage	V <sub>IN</sub>	0~5.5	V	
Output voltage	Vout	0~5.5 (Note5)	V	
Output voltage	VOU1	0~V <sub>CC</sub> (Note6)		
Output current	I <sub>OH</sub> /I <sub>OI</sub>	±24 (Note7)	mA	
Output current	'OH/'OL	±12 (Note8)	IIIA	
Operating temperature	T <sub>opr</sub>	-40~85	°C	
Input rise and fall time	dt/dv	0~10 (Note9)	ns/V	

Note4: Data retention only

Note5: Output in off-state

Note6: High or low state

Note7:  $V_{CC} = 3.0 \sim 3.6 \text{ V}$ 

Note8:  $V_{CC} = 2.7 \sim 3.0 \text{ V}$ 

Note9:  $V_{IN} = 0.8 \sim 2.0 \text{ V}, V_{CC} = 3.0 \text{ V}$ 



## **Electrical Characteristics**

# DC Characteristics ( $Ta = -40 \sim 85$ °C)

Characte	Characteristics Symbol Test Condition				Min	Max	Unit				
Onaracie	51151105	Symbol	rest Condition		V <sub>CC</sub> (V)	IVIIII	IVIAX	Offic			
Input voltage	High level	V <sub>IH</sub>		_	2.7~3.6	2.0	_	V			
Input voltage	Low level	V <sub>IL</sub>		_	2.7~3.6	_	0.8	V			
				I <sub>OH</sub> = -100 μA	2.7~3.6	V <sub>CC</sub> - 0.2	_				
	High level	V <sub>OH</sub>	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -12 \text{ mA}$	2.7	2.2	_				
				I <sub>OH</sub> = -18 mA	3.0	2.4	_				
Output voltage				$I_{OH} = -24 \text{ mA}$	3.0	2.2	_	V			
				$I_{OL} = 100  \mu A$	2.7~3.6		0.2				
	Low level		$V_{IN} = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 12 mA	2.7	_	0.4				
	Low level	V <sub>OL</sub>		$I_{OL} = 16 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	AIV = AIH OL AIT	VIN = VIH OI VIL	$V_{OL}$ $V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 16 \text{ mA}$	3.0	_	0.4	
					I <sub>OL</sub> = 24 mA	3.0		0.55			
Input leakage cu	ırrent	I <sub>IN</sub>	V <sub>IN</sub> = 0~5.5 V		2.7~3.6		±5.0	μΑ			
3-state output of	f-state current	l <sub>OZ</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \sim 5.5 \text{ V}$		2.7~3.6	_	±5.0	μА			
Power off leakage	ge current	l <sub>OFF</sub>	V <sub>IN</sub> /V <sub>OUT</sub> = 5.5 V		0		10.0	μΑ			
Quiescent supply current		laa	V <sub>IN</sub> = V <sub>CC</sub> or GND		2.7~3.6	_	10.0				
Quiescent suppi	y current	Icc	V <sub>IN</sub> /V <sub>OUT</sub> = 3.6~5.5 V		2.7~3.6	_	±10.0	μΑ			
Increase in I <sub>CC</sub>	per input	Δl <sub>CC</sub>	V <sub>IH</sub> = V <sub>CC</sub> - 0.6 V		2.7~3.6		500				



# AC Characteristics ( $Ta = -40 \sim 85$ °C)

Characteristics Symbol Test Condition			Min	Max	Unit	
Characteristics	Symbol	rest Condition	V <sub>CC</sub> (V)	IVIIII	IVIAX	Offic
Propagation delay time (D-Q)	t <sub>pLH</sub>	Figure 1, Figure 2	2.7	_	9.0	ns
Tropagation delay time (D-Q)	t <sub>pHL</sub>	rigure 1, rigure 2	$3.3\pm0.3$	1.5	8.0	113
Propagation delay time (LE-Q)	t <sub>pLH</sub>	Figure 1, Figure 2	2.7	_	9.5	ns
Tropagation delay time (LL-Q)	t <sub>pHL</sub>	rigure 1, rigure 2	$3.3\pm0.3$	1.5	8.5	113
Output enable time	t <sub>pZL</sub>	Figure 1, Figure 3	2.7	_	9.5	ns
Output chable time	t <sub>pZH</sub>		$3.3\pm0.3$	1.5	8.5	113
Output disable time	t <sub>pLZ</sub>	Figure 1, Figure 3	2.7	_	7.0	ns
	t <sub>pHZ</sub>	rigure 1, rigure 3	$3.3\pm0.3$	1.5	6.5	115
Minimum pulse width (LE)	t an	Figure 1, Figure 2	2.7	3.3		ns
	t <sub>w (H)</sub>	rigure 1, rigure 2	$3.3\pm0.3$	3.3	_	115
Minimum set-up time	t <sub>s</sub>	Figure 1, Figure 2	2.7	2.5	_	ns
wiii iii ii ii ii ii set-up time	's	rigure 1, rigure 2	$3.3\pm0.3$	2.5	_	115
Minimum hold time	t <sub>h</sub>	Figure 1, Figure 2	2.7	1.5	_	ns
	'n	rigure 1, rigure 2	$3.3\pm0.3$	1.5	_	113
Output to output skew	t <sub>osLH</sub>	(NI=4=40)	2.7		_	ne
	t <sub>osHL</sub>	(Note10)	$3.3\pm0.3$	_	1.0	ns

Note10: This parameter is guaranteed by design.

 $(t_{OSLH} = |t_{pLHm} - t_{pLHn}|, t_{OSHL} = |t_{pHLm} - t_{pHLn}|)$ 

#### **Dynamic Switching Characteristics**

(Ta = 25°C, Input:  $t_r = t_f = 2.5$  ns,  $C_L = 50$  pF,  $R_L = 500$  Ω)

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Тур.	Unit
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	3.3	8.0	V
Quiet output minimum dynamic V <sub>OL</sub>	V <sub>OLV</sub>	$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	3.3	8.0	V

#### **Capacitive Characteristics (Ta = 25°C)**


Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Тур.	Unit
Input capacitance	C <sub>IN</sub>	_	3.3	7	pF
Output capacitance	C <sub>OUT</sub>	_	3.3	8	pF
Power dissipation capacitance	C <sub>PD</sub>	f <sub>IN</sub> = 10 MHz (Note11	) 3.3	25	pF

Note11: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation:

 $I_{CC \text{ (opr)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per bit)}$ 

#### **AC Test Circuit**



Parameter	Switch
t <sub>pLH</sub> , t <sub>pHL</sub>	Open
t <sub>pLZ</sub> , t <sub>pZL</sub>	6.0 V
t <sub>pHZ</sub> , t <sub>pZH</sub>	GND
$t_{W}, t_{S}, t_{h}$	Open

Figure 1

#### **AC Waveform**




Figure 2 t<sub>pLH</sub>, t<sub>pHL</sub>, t<sub>w</sub>, t<sub>s</sub>, t<sub>h</sub>





Figure 3  $t_{pLZ}$ ,  $t_{pHZ}$ ,  $t_{pZL}$ ,  $t_{pZH}$ 

## **Package Dimensions**



Weight: 0.03 g (typ.)