

2K x 8 CMOS RAM

March 1997

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby................. 275μW Max
- Low Power Operation 55mW/MHz Max
- Industry Standard Pinout
- Single Supply 5.0V VCC
- TTL Compatible
- Static Memory Cells
- High Output Drive
- On-Chip Address Latches
- Easy Microprocessor Interfacing

Description

The HM-6516/883 is a CMOS 2048 x 8 Static Random Access Memory. Extremely low power operation is achieved by the use of complementary MOS design techniques. This low power is further enhanced by the use of synchronous circuit techniques that keep the active (operating) power low, which also gives fast access times. The pinout of the HM-6516/883 is the popular 24 pin, 8-bit wide JEDEC Standard which allows easy memory board layouts, flexible enough to accommodate a variety of PROMs, RAMS, EPROMs, and ROMs.

The HM-6516/883 is ideally suited for use in microprocessor based systems. The byte wide organization simplifies the memory array design, and keeps operating power down to a minimum because only one device is enabled at a time. The address latches allow very simple interfacing to recent generation microprocessors which employ a multiplexed address/data bus. The convenient output enable control also simplifies multiplexed bus interfacing by allowing the data outputs to be controlled independent of the chip enable.


Ordering Information

HM-6516/883

120ns	200ns	TEMPERATURE RANGE	PACKAGE	PKG. NO.
HM1-6516B/883	HM1-6516/883	-55°C to 125°C	CERDIP	F24.6
HM4-6516B/883	-	-55°C to +125°C	CLCC	J32.A

HM-6516/883

Pinouts



PIN	DESCRIPTION
NC	No Connect
A0 - A10	Address Inputs
Ē	Chip Enable/Power Down
VSS/GND	Ground
DQ0 - DQ7	Data In/Data Out
VCC	Power (+5V)
W	Write Enable
G	Output Enable

Functional Diagram A10 -A9 -A8 -A7 -A6 -A5 -A4 -LATCHED ADDRESS REGISTER GATED ROW DECODER 128 128 x 128 MATRIX 1 OF 8 16 16 16 16 16 16 16 G DQ0 THRU DQ7 GATED COLUMN DECODER G LATCHED ADDRESS REGISTER I A2 I A1 I A0

Absolute Maximum Ratings

Supply Voltage	+7.0V
Input or Output Voltage Applied for all Grades	GND -0.3V to
	VCC +0.3V
ESD Classification	Class 1

Thermal Information

Thermal Resistance	$\theta_{\sf JA}$	θJC 8°C/W
CERDIP Package	θ _{JA} 48 ⁰ C/W	8°C/W
CLCC Package		12 ⁰ C/W
Maximum Storage Temperature Range		^O C to +150 ^O C
Maximum Junction Temperature		+175 ⁰ C
Maximum Lead Temperature (Soldering 10	Os)	+300 ^o C

Die Characteristics

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Voltage Range +4.5V to +5.5V	
Operating Temperature Range55°C to +125°C	Data Retention Supply Voltage 2.0V to 4.5V
Input Low Voltage	Input Rise and Fall Time 40ns Max

TABLE 1. HM-6516/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

	(NOTE 1) GROUP A		LIMITS				
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
High Level Output Voltage	VOH	VCC = 4.5V IO = -1.0mA	1, 2, 3	$-55^{o}C \le T_{A} \le +125^{o}C$	2.4	-	V
Low Level Output Voltage	VOL	VCC = 4.5V IO = 3.2mA	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	0.4	V
High Impedance Output Leakage Current	IIOZ	$VCC = \overline{G} = 5.5 \text{ V},$ VIO = GND or VCC	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-1.0	1.0	μА
Input Leakage Current	II	VCC = 5.5V, VI = GND or VCC	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-1.0	1.0	μΑ
Operating Supply Current	ICCOP	$VCC = \overline{G} = 5.5V$, (Note 2) f = 1MHz, VI = GND or VCC	1, 2, 3	$-55^{o}C \le T_{A} \le +125^{o}C$	-	10	mA
Standby Supply Current	ICCSB1	VCC = 5.5V, HM-6516/883 E = VCC-0.3V, IO = 0mA, VI = GND or VCC	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	100	μΑ
		VCC = 5.5V, HM-6516B/883 E = VCC -0.3V, IO = 0mA, VI = GND or VCC	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	50	μΑ
Data Retention Supply Current	ICCDR	VCC = 2.0V, HM-6516/883 E = VCC-0.3V, IO = 0mA, VI = GND or VCC	1, 2, 3	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	50	μΑ
		VCC = 2.0V, HM-6516B/883 E = VCC-0.3V, IO = 0mA, VI = GND or VCC	1, 2, 3	-55°C ≤ T _A ≤ +125°C	-	25	μΑ
Functional Test	FT	VCC = 4.5V (Note 3)	7, 8A, 8B	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	-	-

NOTES:

- 1. All voltages referenced to device GND.
- 2. Typical derating 1.5mA/MHz increase in ICCOP.
- 3. Tested as follows: f = 2MHz, VIH = 2.4V, VIL = 0.4V, IOH = -4.0mA, IOL = 4.0mA, $VOH \ge 1.5V$, and $VOL \le 1.5V$.

TABLE 2. HM-6514/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

						LIM	ITS		
		(NOTES 1, 2)	GROUP A SUB-		HM-651	6B/883	HM-65	16/883	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	MIN	MAX	UNITS
Chip Enable Access Time	(1) TELQV	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{o}C \le T_{A} \le +125^{o}C$	-	120	-	200	ns
Address Access Time	(2) TAVQV	VCC = 4.5 and 5.5V, (Note 3)	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	120	-	200	ns
Chip Enable Pulse Negative Width	(9) TELEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	120	-	200	-	ns
Chip Enable Pulse Positive Width	(10) TEHEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	50	-	80	-	ns
Address Set-up Time	(11) TAVEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	0	-	0	-	ns
Address Hold Time	(12) TELAX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	30	-	50	-	ns
Write Enable Pulse Width	(13) TWLWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	120	-	200	-	ns
Write Enable Pulse Set-up Time	(14) TWLEH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	120	-	200	-	ns
Chip Selection to End of Write	(15) TELWH	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	120	-	200	-	ns
Data Set-up Time	(16) TDVWH	VCC = 4.5 and 5.5V	9, 10, 11	-55°C ≤ T _A ≤ +125°C	50	-	80	-	ns
Data Hold Time	(17) TWHDX	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	10	-	10	-	ns
Read or Write Cycle Time	(18) TELEL	VCC = 4.5 and 5.5V	9, 10, 11	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	170	-	280	-	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. Input pulse levels: 0.8V to VCC -2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) for CL greater than 50pF, access time is derated by 0.15ns per pF.
- 3. TAVQV = TELQV + TAVEL.

TABLE 3. HM-6516/883 ELECTRICAL PERFORMANCE SPECIFICATIONS

					LIN	LIMITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Input Capacitance	CI	VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1, 2	$T_A = +25^{\circ}C$	-	8	pF
		VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1, 3	$T_A = +25^{\circ}C$	-	12	pF
Input/Output Capacitance	CIO	VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1, 2	$T_A = +25^{\circ}C$	-	10	pF
		VCC = Open, f = 1MHz, All Measurements Referenced to Device Ground	1, 3	T _A = +25°C	-	14	pF
Chip Enable to Output Valid Time	(3) TELQX	VCC = 4.5 and 5.5V	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	10	-	ns
Write Enable Output Disable Time	(4) TWLQZ	VCC = 4.5 and 5.5V HM-6516/883	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	80	ns
		VCC = 4.5 and 5.5V HM-6516B/883	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	50	ns
Chip Enable Output Disable Time	(5) TEHQZ	VCC = 4.5 and 5.5V HM-6516/883	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	80	ns
		VCC = 4.5 and 5.5V HM-6516B/883	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	50	ns
Output Enable Access Time	(6) TGLQV	VCC = 4.5 and 5.5V	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	80	ns
Output Enable to Output Valid Time	(7) TGLQX	VCC = 4.5 and 5.5V	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	10	-	ns
Output Disable Time	(8) TGHQZ	VCC = 4.5 and 5.5V HM-6516/883	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	80	ns
		VCC = 4.5 and 5.5V HM-6516B/883	1	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	-	50	ns

NOTES:

- 1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.
- 2. Applies to LCC device types only.
- 3. Applies to DIP device types only.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	1, 7, 9
PDA	100%/5004	1
Final Test	100%/5004	2, 3, 8A, 8B, 10, 11
Group A	Samples/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

Timing Waveforms





FIGURE 1. READ CYCLE

The address information is latched in the on-chip registers on the falling edge of \overline{E} (T = 0), minimum address setup and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1), the outputs become enabled but data is not valid until time (T = 2), \overline{W} must remain high throughout


the read cycle. After the data has been read, \overline{E} may return high (T=3). This will force the output buffers into a high impedance mode at time (T=4). \overline{G} is used to disable the output buffers when in a logical "1" state (T=-1, 0, 3, 4, 5). After (T=4) time, the memory is ready for the next cycle.



The write cycle is initiated on the falling edge of \overline{E} (T = 0), which latches the address information in the on-chip registers. If a write cycle is to be performed where the output is not to become active, \overline{G} can be held high (inactive). TDVWH and TWHDX must be met for proper device operation regardless of \overline{G} . If \overline{E} and \overline{G} fall before \overline{W} falls (read mode), a possible bus conflict may exist. If \overline{E} rises before \overline{W} rises, reference data

setup and hold times to the \overline{E} rising edge. The write operation is terminated by the first rising edge of \overline{W} (T = 2) or E (T = 3). After the minimum \overline{E} high time (TEHEL), the next cycle may begin. If a series of consecutive write cycles are to be performed, the \overline{W} line may be held low until all desired locations have been written. In this case, data setup and hold times must be referenced to the rising of \overline{E} .


Test Circuit



NOTE:

1. Test head capacitance includes stray and jig capacitance.

Burn-In Circuits



NOTES:

All resistors 47k Ω ±5%.

 $F0 = 100kHz \pm 10\%$.

 $VCC = 5.5V \pm 0.5V.$

 $VIH = 4.5V \pm 10\%$.

VIL = -0.2V to +0.4V.

 $C1 = 0.01 \mu F$ Min.

Die Characteristics

DIE DIMENSIONS:

 $186.6 \times 199.6 \times 19 \pm 1 \text{mils}$

METALLIZATION:

Type: Si - Al

Thickness: 9kÅ - 13kÅ

GLASSIVATION:

Type: SiO₂


Thickness: 7kÅ ±9kÅ

WORST CASE CURRENT DENSITY:

 $0.5 \times 10^5 \text{ A/cm}^2$

Metallization Mask Layout

HM-6516/883



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com