

HT48R52/HT48R53 I/O Type 8-Bit MCU

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Program memory: HT48R52: 2k×14 HT48R53: 4k×15
- 88×8 data memory
- 40 bidirectional I/O lines
- One External interrupt input
- One Internal interrupt
- 8 bit programmable timer/event counter
- 4-level subroutine nesting
- Watchdog Timer (WDT)
- Buzzer output
- Low voltage reset (LVR)
- General Description


These devices are 8-bit high performance, RISC architecture microcontroller specifically designed for multiple I/O control product applications. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog

- External RC and 32768Hz crystal oscillator
- Dual clock system offers three operating modes
- Normal mode: Both RC and 32768Hz clock active
- Slow mode: 32768Hz clock only
- Idle mode: Periodical wake-up by watchdog timer overflow
- HALT function and wake-up feature reduce power consumption
- 14-bit table read instructions for HT48R52
- 15-bit table read instructions for HT48R53
- 63 powerful instructions
- One instruction cycle: 4 system clock periods
- All instructions in 1 or 2 instruction cycles
- Bit manipulation instructions
- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock
- 52-pin QFP package


timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram



Pin Assignment



Pin Description

Pin Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high Wake-up CMOS/Schmitt Trigger Input	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). Each bit can be configured as a wake-up input by options.
PB0/BZ PB1/BZ PB2/INT PB3/TMR PB4~PB7	I/O	Pull-high CMOS/Schmitt PB0 or <u>BZ</u> PB1 or BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with the BZ and $\overline{\text{BZ}}$, respectively. Once the PB0 or PB1 is selected as buzzer driving outputs, the output signal range can be selected from $f_S/2 \sim f_S/16$ by option. This external interrupt input is pin-shared with PB2.The external interrupt input is activated on a high to low transition. The timer input is pin-shared with PB3.
PC0~PC7	I/O	Pull-high	PC0~PC7 constitute an 8-bit input/output port. PC0~PC7 are configured as NMOS input/output pins with or without pull-high resistor by options.
PD0~PD7	I/O	Pull-high	PD0~PD7 constitute an 8-bit input/output port. PD0~PD7 are configured as NMOS input/output pins with or without pull-high resistor by options.
PE0~PE7	I/O	Pull-high	PE0~PE7 constitute an 8-bit input/output port. PE0~PE7 are configured as NMOS input/output pins with or without pull-high resistor by options.
RES	I		Schmitt trigger reset input. Active low.
OSC1 OSC2	 0	RC	OSC1 and OSC2 are connected to an RC oscillator for the internal system clock. In the case of RC operation, OSC2 will be hold high by the MCU.
OSC3 OSC4	l O	RTC	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes.
VDD			Positive power supply
AVDD			Positive power supply
VSS			Negative Power supply, ground
AVSS	_		Negative power supply, ground
PVSS0	_		Negative power supply for PC, PD7~PD4 port, ground
PVSS1			Negative power supply for PD3~PD0, PE port, ground

Note: "*" The pull-high resistors of each I/O port (PA, PB, PC, PD, PE) are all controlled by port option.



Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +6.0V	Storage Temperature	.–50°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Cumula al	Demonster		Test Conditions	D.d.i.e	Turn		11	
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
		_	_ f _{SYS} =4MHz 2.2		_	5.5		
V _{DD} Op	Operating Voltage	_	f _{SYS} =8MHz	3.3	_	5.5	V	
			f _{SYS} =32768Hz	_				
		3V		_	1.2	2		
I _{DD1}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz	_	2.5	5	mA	
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =8MHz	_	4	8	mA	
	Operating Current	3V		_	0.3	0.6		
I _{DD3}	(32768Hz OSC, RC off)	5V	No load, f _{SYS} =32768Hz	_	0.6	1	mA	
	Standby Current	3V		_	_	5	μA	
I _{STB1}	(WDT and 32768Hz Enabled)	5V	No load, system HALT	_	_	10		
1	Standby Current	3V		_	0.8	1.5	μA	
I _{STB2}	(WDT Disabled, 32768Hz Enabled)	5V	No load, system HALT	_	1.5	2.5		
V _{IL1}	Input Low Voltage for I/O Ports	_		0		$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports	_	_	0.7V _{DD}		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_	_	0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	_	_	0.9V _{DD}		V _{DD}	V	
V _{LVR}	Low Voltage Reset	_	3.3V option	2.7	3	3.3	V	
1		3V	<u>)</u>	4	8	_	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_		
1		3V		-2	-4			
I _{OH}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA	
D	Dull bish Desistance	3V		20	60	100		
R _{PH}	Pull-high Resistance	5V] —	10	30	50	kΩ	



A.C. Characteristics

Ta=25°C

Cumula al	Damanatan		Test Conditions		T	Maria	Unit
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit
£	System Clock		2.2V~5.5V	400	_	4000	
f _{SYS}	(RC OSC)		3.3V~5.5V	400		8000	kHz
£			2.2V~5.5V	0	_	4000	
f _{TIMER}	Timer I/P Frequency	_	3.3V~5.5V	0		8000	kHz
		3V		45	90	180	μs
twdtosc	Watchdog Oscillator Period			32	65	130	μs
+	f _{SP} Time-out Period Clock Source	3V	With prescaler (f _S /4096)	184	369	737	
t _{FSP1}	from WDT	5V	With prescaler (IS/4090)	131	266	532	ms
+	f _{SP} Time-out Period Clock Source	3V	With prescaler (f _S /4096)	_	125	_	
t _{FSP2}	from 32.768kHz	5V		_	125	_	ms
t _{RES}	External Reset Low Pulse Width			1	_	_	μs
t _{SST}	System Start-up Timer Period		Power-up or wake-up from HALT		1024		t _{SYS}
t _{INT}	Interrupt Pulse Width	_		1	_	_	μs



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either an RC oscillator or a 32768Hz crystal. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to be effectively executed in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.

After accessing a program memory word to fetch an in-


struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupt, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mode		Program Counter										
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	0	1	0	0	0
Skip	Program Counter+2											
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *11~*0: Program counter bits

S11~S0: Stack register bits

#11~#0: Instruction code bits

@7~@0: PCL bits

For the HT48R52, the Program Counter is 11 bits wide, i.e. from *10~*0

For the HT48R53, the Program Counter is 12 bits wide, i.e. from *11~*0.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits for HT48R52 or 4096×15 bits for HT48R53, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

• Location 000H


This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is en-




Program Memory for the HT48R52

abled and the stack is not full, the program begins execution at location $008\mathrm{H}$.

Table location

Any location in the program memory space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of the TBLH, and the remaining 2-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction



Program Memory for the HT48R53

P11~P8: Current program counter bits

Instruction						Table L	ocation					
	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits

@7~@0: Table pointer bits

For the HT48R52, the table location is 11 bits, i.e. from *10~*0

For the HT48R53, the table location is 12 bits, i.e. from *11~*0.



in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).


Data Memory – RAM

The data memory is designed with 106×8 bits. The data memory is divided into two functional groups, namely, function registers and general purpose data memory (88×8). Most are read/write, but some are read only.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP).

Indirect Addressing Register

Location 00H is indirect addressing register that is not physically implemented. Any read/write operation of [00H] will access data memory pointed to by MP. Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation. The memory pointer register (MP) is 7-bit registers.





Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain inter-

Bit No.	Label	Function
0	с	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

STATUS (0AH) Register

Bit No.	Label	Function				
0	EMI	Controls the master (global) interrupt (1=enable; 0=disable)				
1	EEI	ntrols the external interrupt (1=enable; 0=disable)				
2	ETI	ontrols the Timer/Event Counter 0 interrupt (1=enable; 0=disable)				
3		Unused bit, read as "0"				
4	EIF	External interrupt request flag (1=active; 0=inactive)				
5	TF	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)				
6, 7	_	Unused bit, read as "0"				

INTC (0BH) Register



rupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (Status) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the \overline{INT} and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of the INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter interrupt bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration


These devices provide two oscillator circuits for system clocks, i.e., RC oscillator and 32768Hz crystal oscillator, determined by software. No matter what type of oscillator is selected, the signal is used for the system clock.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance must range from $130k\Omega$ to $2.4M\Omega$. OSC2 will be held in a permanent high state by the MCU. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.


There is another oscillator circuit designed for the real time clock. In this case, only the 32768Hz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of mode). It is recommended to turn on the quick oscillating function upon power on, until the RTC oscillator is stable and then turn it off after 2 seconds to reduce power consumption.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works within a period of approximately 65μ s@5V. The WDT oscillator can be disabled by options to conserve power.







Watchdog Timer - WDT

The WDT clock source is implemented by a WDT OSC, external 32768Hz (f_{RTC}) or an instruction clock (system clock divided by 4), determined by option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog can be disabled by option. If the Watchdog Timer is disabled, all the execution related to WDT results in no operation.

If the device operates in a noisy environment, using the on-chip WDT OSC or 32768Hz crystal oscillator is strongly recommended.

When the WDT clock source is selected, it will be first divided by 16 (4-stage), and then divided by TMRC prescaler (8-stage), after that, divided by 512 (9-stage) to get the nominal time-out period. By using the TMRC prescaler, longer time-out periods can be realized. Writing data to PSC2, PSC1, PSC0 can give different time-out periods. The WDT OSC period is 65μ s. This time-out period may vary with temperature, VDD and process variations. The WDT OSC always works for any operation mode.

If the instruction clock (system clock/4) is selected as the WDT clock source, the WDT operates in the same manner.

If the WDT clock source is the 32768Hz, the WDT also operates in the same manner.

The WDT time-out under normal mode or slow mode will initialize a "chip reset" and set the status bit "TO". But in the idle mode (HALT instruction is executed) the time-out will initialize a "warm reset" and only the program counter and stack pointer are reset to 0.

To clear the WDT contents (not including the 4-bit divider and the 8-stage prescaler), three methods are adopted; external reset (a low level to $\overline{\text{RES}}$ pin), software instruction and a "HALT" instruction.

The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option "WDT" instruction. If the "CLR WDT" is selected (i.e. One clear instruction), any execution of the CLR WDT instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. two clear instructions), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Buzzer Output

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ & $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the generated buzzer signal . The input mode always remain in its original functions. Once the BZ & $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by the PB0 data register only. The I/O functions of PB0/PB1 are shown below.

PBC Register PBC.0	PBC Register PBC.1	PB data Register PB.0	PB data Register PB.1	Output Function
0	0	1	Х	PB0=BZ, PB1=BZ
0	0	0	Х	PB0=0, PB1=0
0	1	1	Х	PB0=BZ, PB1=Input
0	1	0	Х	PB0=0, PB1=Input
1	0	Х	D	PB0=Input, PB1=D
1	1	Х	Х	PB0=Input, PB1=Input

PB0/PB1 Pin Function Control

Note: "X" stands for don't care "D" stands for data "0" or "1"



Operation Mode

The device support two system clock and three operation modes. The system clock could be RC oscillator or 32768Hz and operation mode could be Normal, Slow, or Idle mode. These are all selected by software.

Bit No.	Label	Function
0	MODS	System clock high/low mode select bit 0: High system clock (RC) 1: Low system clock (32768Hz), and RC oscillator stop Low system clock mode can only be used. When the WDT clock source option is 32768Hz or the function will be not predictable.
1, 2, 3	_	Unused bit, read as "0"
4	QOSC	32768Hz OSC quick start-up oscillating 0=quick start; 1=slow start
5, 6, 7	_	Unused bit, read as "0"

MODE (20H) Register

Mode	System Clock	HALT Instruction	MODS	RC Oscillator	32768Hz
Normal	RC oscillator	No Executed	0	On	On
Slow	32768Hz	No Executed	1	Off	On
Idle	HALT	Be executed	Х	Off	On

Operation Mode

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for a chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and SP, the other circuits remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator still runs in the HALT mode (if the RTC oscillator is enabled).

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that



resets only the program counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during a system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).


Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack



Reset Timing Chart



Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP	-xxx xxxx	-นนน นนนน	-นนน นนนน	-uuu uuuu	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	սսսս սսսս	uuuu uuuu	սսսս սսսս
PCL	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	սսսս սսսս
TBLH (HT48R52)	xx xxxx	นน นนนน	uu uuuu	uu uuuu	นน นนนน
TBLH (HT48R53)	-xxx xxxx	-นนน นนนน	-นนน นนนน	-uuu uuuu	-นนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
РВ	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PE	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
MODE	00	uu	uu	uu	uu

The states of the registers is summarized in the table.

Note: "*" stands for "warm reset" "u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

Timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock/4 or f_{SP} .

The f_{SP} clock source is implemented by a WDT OSC, an external 32768Hz (f_{RTC}) or an instruction clock (system clock divided by 4), determined by options, if one of these three source is selected, it will be first divided by 16 (4-stage), and then divided by TMRC prescaler (8-stage) to get an f_{SP} output period. By using the TMRC prescaler, longer time-out periods can be realized. Writing data to PSC2, PSC1, PSC0 can give different f_{SP} output periods.


Using internal clock sources, there are 2 reference time-bases for the timer/event counter. The internal clock source can be selected as coming from $f_{SYS}/4$ or f_{SP} by options. Using an external clock input allows the user to count external events, measure time intervals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are two registers related to the timer/event counter; TMR ([0DH]) and TMRC ([0EH]). Two physical registers are mapped to TMR location, writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register which defines some options.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{\rm INT}$ clock or RTC clock. The pulse width measurement mode can be used to count the high or low-level duration of the external signal. The counting is based on the $f_{\rm INT}$ clock or RTC clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register at the same time generates the interrupt request flag (TF; bit 5 of the INTC). In the pulse width measurement mode with the TON and TE bits equal to one, once it goes from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of the TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the corresponding interrupt services.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs (a timer/event counter reloading will occur at the same time). When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer. The bit2~bit0 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown.



Timer/Event Counter and WDT

Bit No.	Label	Function
0 1 2	PSC0 PSC1 PSC2	Define the prescaler stages, PSC2, PSC1, PSC0= 000: $f_{SP}=f_S/32$ 001: $f_{SP}=f_S/64$ 010: $f_{SP}=f_S/128$ 011: $f_{SP}=f_S/256$ 100: $f_{SP}=f_S/512$ 101: $f_{SP}=f_S/1024$ 110: $f_{SP}=f_S/2048$ 111: $f_{SP}=f_S/4096$
3	TE	Defines the TMR active edge of the timer/event counter 0 (0=active on low to high; 1=active on high to low)
4	TON	To enable or disable timer 0 counting (0=disable; 1=enable)
5		Unused bit, read as "0"
6 7	TM0 TM1	Define the operating mode, TM1, TM0= 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register



Input/Output Ports

There are 16 bidirectional input/output lines and 24 NMOS input/output in the microcontroller, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All pins on PA~PE can be used for both input and output operations.

For the input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H, 1AH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

The PA and PB have their own control registers (PAC, PBC) to control the input/output configuration. These two control registers are mapped to locations 13H and 15H. CMOS output or Schmitt trigger input with structures can be reconfigured dynamically under software control. The control registers specifies which pin are set as input and which are set as outputs. To setup a pin as an input the corresponding bit of the control register must be set high, for an output it must be set low. The PC, PD and PE can also be used for both input and out-


put operations, these ports are not achieved through the use of port control registers. Setting up an I/O pin as input is achieved by first setting its output high which effectively places its NMOS output transistor in high impedance state allowing the pin to be now used as an input.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H or 1AH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "LR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There is a pull-high option available for all I/O lines (port option). Once the pull-high option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise,







the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.


Low Voltage Reset – LVR

The microcontroller provides a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in their original state for more than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained for more than 1ms, therefore a 1ms delay is provided before entering the reset mode.


Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure having a proper functioning system.

Items	Options
1	PA7~PA0 bit wake-up enable or disable (by bit)
2	PA, PB, PC, PD, PE pull-high enable or disable (by port)
3	WDT clock source: WDT oscillator or $f_{SYS}/4$ or 32768Hz oscillator
4	WDT enable or disable
5	CLRWDT instructions: 1 or 2 instructions
6	Timer/event counter clock sources: f _{SYS} /4 or f _{SP}
7	PB0, PB1: normal I/O or Buzzer function
8	Buzzer frequency: $f_{S/2}$, $f_{S/}/4$, $f_{S/8}$, $f_{S/}/16$
9	LVR enable or disable



Application Circuits



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & E			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1 ⁽¹⁾ 1 1 ⁽¹⁾ 1 1 ⁽¹⁾	None C C None C C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		1 ⁽¹⁾	NL.
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	ind carry to	o the accu	mulator			
Description			specified				d the carry flag	g are ado
Operation	$ACC \leftarrow A$	CC+[m]+0	C					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADCM A,[m]	Add the a	ccumulato	or and carr	y to data r	nemory			
Description			specified				d the carry flag ry.	g are ado
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
			\checkmark		\checkmark	\checkmark		
ADD A,[m]			o the accu					
Description	The conte stored in f		•	data mem	ory and th	e accumu	lator are adde	d. The re
Operation	$A \cup A \rightarrow A$							
	ACC ← A	00.[11]						
			OV	7	AC	С	7	
		PDF	OV	Z	AC	C	_	
			OV √	Z √	AC √	С √		
Affected flag(s)		PDF	-	\checkmark	-	-]	
Affected flag(s)	TO — Add imme	PDF — ediate data	a to the act	√ cumulator	V		dded, leaving t	the resul
Affected flag(s) ADD A,x Description	TO — Add imme The conte	PDF — ediate data ents of the tor.	a to the act	√ cumulator	V		dded, leaving t	the result
Affected flag(s) ADD A,x Description Operation	TO — Add imme The conte accumula	PDF — ediate data ents of the tor.	a to the act	√ cumulator	V		dded, leaving t	the result
Affected flag(s) ADD A,x Description Operation	TO — Add imme The conte accumula	PDF — ediate data ents of the tor.	a to the act	√ cumulator	V		dded, leaving t	the result
Operation Affected flag(s) ADD A,x Description Operation Affected flag(s)	TO — Add imme The conte accumula ACC ← A	PDF — ediate data ents of the tor. CC+x	√ a to the acc accumulat	√ cumulator or and the	√ specified o	√ data are a	dded, leaving t	the result
Affected flag(s) ADD A,x Description Operation	TO Add imme The conte accumula ACC \leftarrow A TO 	PDF — ediate data ents of the tor. CC+x PDF —	√ a to the acc accumulat	√ cumulator tor and the Z √	√ specified of AC √	√ data are a C	dded, leaving t	the result
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m]	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a	PDF ediate data ents of the tor. CC+x PDF ccumulate ents of the	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ata memor	√ specified of AC √ y	√ data are a C √	dded, leaving t	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte	PDF ediate data ints of the tor. CC+x PDF ccumulato ents of the the data m	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ata memor	√ specified of AC √ y	√ data are a C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte stored in t	PDF ediate data ints of the tor. CC+x PDF ccumulato ents of the the data m	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ata memor	√ specified of AC √ y	√ data are a C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte stored in t	PDF ediate data ints of the tor. CC+x PDF ccumulato ents of the the data m	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ata memor	√ specified of AC √ y	√ data are a C √]	



	Logical A	ND accum	ulator with	data mer	nory	
Description			ator and th s stored in			nory perf
Operation	$ACC \leftarrow A$	CC "AND	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	\checkmark	_	
AND A,x	Logical A	ND immed	liate data t	o the accu	umulator	
Description			lator and t in the acc	•	ed data pe	rform a b
Operation	$ACC \leftarrow A$	CC "AND	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				V		
ANDM A,[m]	Logical A	ND data m	nemory wit	h the accu	umulator	
Description			l data men s stored in			lator perf
Operation	$[m] \leftarrow AC$	C "AND"	[m]			
Affected flag(s)						
				_		
	ТО	PDF	OV	Z	AC	С
	то —	PDF	OV	Z √	AC	с —
CALL addr	TO — Subroutin		OV 		AC	C
CALL addr Description	Subroutin The instru program o this onto	e call uction unc counter inc the stack.	OV onditionall crements o The indica at this add	√ y calls a s nce to obta	ubroutine	located a
	Subroutin The instru program of this onto with the in Stack ←	e call uction unc counter inc the stack.	onditionall crements o The indica at this add Counter+1	√ y calls a s nce to obta	ubroutine	located a
Description	Subroutin The instru program of this onto with the in Stack ←	e call uction unc counter inc the stack. nstruction	onditionall crements o The indica at this add Counter+1	√ y calls a s nce to obta	ubroutine	located a
Description	Subroutin The instru program of this onto with the in Stack ←	e call uction unc counter inc the stack. nstruction	onditionall crements o The indica at this add Counter+1	√ y calls a s nce to obta	ubroutine	located a
Description	Subroutin The instru program of this onto with the in Stack ← Program	e call uction unc counter inc the stack. nstruction = Program C Counter ←	onditionall crements o The indica at this add Counter+1 - addr	√ y calls a s nce to obta ated addre ress.	subroutine ain the add ess is then	located a lress of th loaded.
Description	Subroutin The instru program of this onto with the in Stack ← I Program	e call uction unc counter inc the stack. nstruction = Program C Counter ←	onditionall crements o The indica at this add Counter+1 - addr OV	√ y calls a s nce to obta ated addre ress.	subroutine ain the add ess is then	located a lress of th loaded.
Description Operation Affected flag(s)	Subroutin The instru program of this onto with the in Stack ← I Program of TO 	e call uction unc counter ind the stack. nstruction Program C Counter ← PDF 	onditionall crements o The indica at this add Counter+1 - addr OV	√ y calls a s nce to obta ated addre ress. Z	AC	located a lress of th loaded.
Description Operation Affected flag(s)	Subroutin The instru program of this onto with the in Stack ← I Program of TO 	e call uction unc counter inc the stack. nstruction : Program C Counter ← PDF PDF a memory ents of the	onditionall crements o The indica at this add Counter+1 - addr OV	√ y calls a s nce to obta ated addre ress. Z	AC	located a lress of th loaded.
Description Operation Affected flag(s) CLR [m] Description	Subroutin The instru program of this onto with the in Stack ← I Program TO 	e call uction unc counter inc the stack. nstruction : Program C Counter ← PDF PDF a memory ents of the	onditionall crements o The indica at this add Counter+1 - addr OV	√ y calls a s nce to obta ated addre ress. Z	AC	located a lress of th loaded.
Description Operation Affected flag(s) CLR [m] Description Operation	Subroutin The instru program of this onto with the in Stack ← I Program TO 	e call uction unc counter inc the stack. nstruction : Program C Counter ← PDF PDF a memory ents of the	onditionall crements o The indica at this add Counter+1 - addr OV	√ y calls a s nce to obta ated addre ress. Z	AC	located a lress of th loaded.



CLR [m].i	Clear bit of	of data me	mory			
Description	The bit i c	of the spec	ified data	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
			_		—	
CLR WDT	Clear Wa	tchdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). TI	ne power o	lown bit (F
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0	_		_	_
CLR WDT1	Preclear	Natchdog	Timer			
Description Operation	of this inst plies this WDT \leftarrow 0	truction wit instruction 10H*	NDT2, cle hout the o has been	ther precle	ar instruct	ion just se
	PDF and	TO ← 0*				
Affected flag(s)		005	014	-		
Affected flag(s)	TO	PDF	OV	Z	AC	С
Affected flag(s)	TO 0*	PDF 0*	OV	Z	AC	C
Affected flag(s)	0*			Z	AC	C
	0* Preclear V Together of this ins	0* Watchdog with CLR V truction w		ars the WI	DT. PDF a	nd TO are
CLR WDT2	0* Preclear V Together of this ins	0* Watchdog with CLR \ truction w instruction	Timer NDT1, cle ithout the	ars the WI	DT. PDF a	nd TO are
CLR WDT2 Description	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR \ truction w instruction	Timer NDT1, cle ithout the	ars the WI	DT. PDF a	nd TO are
CLR WDT2 Description Operation	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR \ truction w instruction	Timer NDT1, cle ithout the	ars the WI	DT. PDF a	nd TO are
CLR WDT2 Description Operation	0* Preclear M Together of this ins plies this WDT ← 0 PDF and	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$	Timer WDT1, cle ithout the has been	ars the WI other prec executed	DT. PDF a lear instru and the T	nd TO are ction, sets O and PD
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0*	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF	Timer WDT1, cle ithout the has been OV	ars the WI other prec executed	DT. PDF a lear instru and the T	nd TO are ction, sets O and PD
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spec	Timer WDT1, cle ithout the has been OV	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set: O and PD C C complem
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Natchdog with CLR V truction w instruction $00H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data n of the spea viously co	Timer WDT1, cle ithout the has been OV OV	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set: O and PD C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of which pre	0^* Natchdog with CLR V truction w instruction $00H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data n of the spea viously co	Timer WDT1, cle ithout the has been OV OV	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set: O and PD C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of which pre	0^* Natchdog with CLR V truction w instruction $00H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data n of the spea viously co	Timer WDT1, cle ithout the has been OV OV	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC	nd TO are ction, set: O and PD C C complem



	Complement					
CPLA [m] Description	Each bit o which prev	f the spec /iously cor	nemory and cified data ntained a 1 imulator ar	memory i are chang	s logically ged to 0 an	complem d vice-ver
Operation	$ACC \leftarrow [n]$	_				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_				
DAA [m]	Decimal-A	djust acci	umulator fo	or addition	1	
Description	lator is div carry (AC1 justment is carry (AC)	rided into f I) will be d s done by or C) is se	lue is adjus two nibbles one if the lo adding 6 to t; otherwise and only th	a. Each ni ow nibble o the origin e the origination	bble is adj of the accu nal value if nal value re	usted to the mulator is the origin emains ur
Operation	If ACC.3~. then [m].3	~[m].0 ←	(ACC.3~A	,		
	then [m].7	ACC.4+A0 ~[m].4 ←	(ACC.3~A) C1 >9 or C ACC.7~A(ACC.7~A(=1 CC.4+6+A	.C1,C=1	
Affected flag(s)	and If ACC.7~/ then [m].7	ACC.4+A0 ~[m].4 ←	C1 >9 or C ACC.7~A(=1 CC.4+6+A	.C1,C=1	
Affected flag(s)	and If ACC.7~/ then [m].7	ACC.4+A0 ~[m].4 ←	C1 >9 or C ACC.7~A(=1 CC.4+6+A	.C1,C=1	С
Affected flag(s)	and If ACC.7~, then [m].7 else [m].7	ACC.4+A(~[m].4 ← ~[m].4 ← .	C1 >9 or C ACC.7~A0 ACC.7~A0	=1 CC.4+6+A CC.4+AC1	.C1,C=1 ,C=C	C V
Affected flag(s)	and If ACC.7~, then [m].7 else [m].7 TO Decremen	ACC.4+A(~[m].4 ← ~[m].4 ← PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	V
	and If ACC.7~, then [m].7 else [m].7 TO Decremen	ACC.4+A(~[m].4 ← ~[m].4 ← PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	V
DEC [m] Description Operation	and If ACC.7~, then [m].7 else [m].7 TO Decremen	ACC.4+A(~[m].4 ← ~[m].4 ← / PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	V
DEC [m] Description	and If ACC.7~, then [m].7 else [m].7 TO Decremen Data in the	ACC.4+A(~[m].4 ← ~[m].4 ← / PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	V
DEC [m] Description Operation	and If ACC.7~, then [m].7 else [m].7 TO Decremen Data in the	ACC.4+A(~[m].4 ← ~[m].4 ← / PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	V
DEC [m] Description Operation	and If ACC.7~, then [m].7 else [m].7 TO TO Decremen Data in the [m] \leftarrow [m]-	ACC.4+A(~[m].4 ← ~[m].4 ← PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	√ by 1.
DEC [m] Description Operation	and If ACC.7~, then [m].7 else [m].7 TO Decremen Data in the [m] \leftarrow [m]- TO 	ACC.4+A(~[m].4 ← ~[m].4 ← PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 CC.4+6+A CC.4+AC1 Z 	C1,C=1 ,C=C AC 	√ by 1.
DEC [m] Description Operation Affected flag(s)	and If ACC.7~, then [m].7 else [m].7 TO Decrement Data in the [m] \leftarrow [m]- TO Decrement Data in the	ACC.4+A(\sim [m].4 \leftarrow \sim [m].4 \leftarrow PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV d data mer OV 	=1 C.4+6+A C.4+AC1 Z mory is de Z place results ory is dec	C1,C=1 ,C=C AC — cremented AC — ult in the ac remented	√ by 1. C — ccumulato by 1, leavi
DEC [m] Description Operation Affected flag(s)	and If ACC.7~, then [m].7 else [m].7 TO Decrement Data in the [m] \leftarrow [m]- TO Decrement Data in the	ACC.4+A(\sim [m].4 \leftarrow \sim [m].4 \leftarrow \sim PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 C.4+6+A C.4+AC1 Z mory is de Z place results ory is dec	C1,C=1 ,C=C AC — cremented AC — ult in the ac remented	√ by 1. C — ccumulato by 1, leavi
DEC [m] Description Operation Affected flag(s) DECA [m] Description	and If ACC.7~, then [m].7 else [m].7 TO — Decrement Data in the [m] \leftarrow [m]- TO — Decrement Data in the tor. The co	ACC.4+A(\sim [m].4 \leftarrow \sim [m].4 \leftarrow \sim PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 C.4+6+A C.4+AC1 Z mory is de Z place results ory is dec	C1,C=1 ,C=C AC — cremented AC — ult in the ac remented	√ by 1. C
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	and If ACC.7~, then [m].7 else [m].7 TO — Decrement Data in the [m] \leftarrow [m]- TO — Decrement Data in the tor. The co	ACC.4+A(\sim [m].4 \leftarrow \sim [m].4 \leftarrow \sim PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 C.4+6+A C.4+AC1 Z mory is de Z place results ory is dec	C1,C=1 ,C=C AC — cremented AC — ult in the ac remented	√ by 1. C



HALT	Enter pow					
Description	the RAM a	and registe	ers are reta	n executior ained. The time-out bi	WDT and	prescaler
Operation	Program 0 PDF \leftarrow 1 TO \leftarrow 0	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	1				
INC [m]	Increment	data mer	nory			
Description	Data in the	e specifie	d data mei	mory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		
INCA [m]	Increment	data mer	morv and p	lace resul	t in the ac	cumulator
Description				nory is incr		
	tor. The co	•		•		•
Operation	$ACC \gets [n$	n]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_		\checkmark		
JMP addr	Directly ju	mp				
Description			er are repla this destir	aced with th nation.	ne directly	-specified
Operation	Program (Counter ←	-addr			
Affected flag(s)	-					
	ТО	PDF	OV	Z	AC	С
	_	_	_		_	_
			1	1		l
MOV A,[m]	Move data	a memory	to the acc	umulator		
Description	The conte	nts of the	specified	data memo	ory are co	pied to the
Operation	$ACC \gets [n$	n]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_	_	_		



Description	The 8-bit da	ala sueu									
Operation	ACC ← x		5								
Affected flag(s)											
, mootod nag(o)	ТО	PDF	OV	Z	AC	С					
			_	_		_	_				
MOV [m],A	Move the a	ccumulat	tor to data	memory							
Description	The conten memories).		accumulat	or are cop	ied to the s	specified	data memory (one of the d				
Operation	[m] ←ACC										
Affected flag(s)							_				
	то	PDF	OV	Z	AC	С					
		—	—								
NOP	No operatio	on									
Description	No operatio	on is perf	ormed. Ex	ecution co	ontinues w	ith the ne	ext instruction.				
Operation	Program Co	ounter \leftarrow	Program	Counter+	1						
Affected flag(s)							_				
	то	PDF	OV	Z	AC	С					
	—	—	—								
OR A,[m]	Logical OR	accumu		lata mem							
	Data in the	accumul	lator with c ator and th	ne specifie	ory ed data me	emory (or	 ne of the data memories) p				
Description	Data in the	accumul	lator with c ator and th	ne specifie	ory ed data me	emory (or	he of the data memories) p the accumulator.				
Description Operation	Data in the	accumul ise logica	lator with c ator and th al_OR ope	ne specifie	ory ed data me	emory (or					
Description Operation	Data in the form a bitwind ACC \leftarrow AC	accumul ise logica :C "OR"	lator with c ator and th al_OR ope [m]	ne specifie ration. Th	ory ed data me e result is	emory (or stored in					
Description Operation	Data in the form a bitw	accumul ise logica	lator with c ator and th al_OR ope	ne specifie ration. Th Z	ory ed data me	emory (or					
Description Operation	Data in the form a bitwind ACC \leftarrow AC	accumul ise logica :C "OR"	lator with c ator and th al_OR ope [m]	ne specifie ration. Th	ory ed data me e result is	emory (or stored in					
Description Operation Affected flag(s)	Data in the form a bitwind ACC \leftarrow AC	accumul ise logica :C "OR" PDF 	lator with c ator and tl al_OR ope [m] OV	ne specifi∉ ration. Th Z √	ory ed data me e result is AC	emory (or stored in					
Description Operation	Data in the form a bitwi ACC ← AC TO Logical OR	accumul ise logica C "OR" PDF 	lator with c ator and tl al_OR ope [m] OV 	ne specific ration. Th Z √ the accur he specifi	AC	emory (or stored in C					
Description Operation Affected flag(s) OR A,x Description	Data in the form a bitwi ACC ← AC TO 	accumul ise logica C "OR" [PDF 	lator with c ator and th al_OR ope [m] OV 	ne specific ration. Th Z √ the accur he specifi	AC	emory (or stored in C	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitwi ACC ← AC TO 	accumul ise logica C "OR" [PDF 	lator with c ator and th al_OR ope [m] OV 	ne specific ration. Th Z √ the accur he specifi	AC	emory (or stored in C	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitwi ACC ← AC TO 	accumul ise logica C "OR" [PDF 	lator with c ator and th al_OR ope [m] OV 	ne specific ration. Th Z √ the accur he specifi	AC	emory (or stored in C	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bitwind ACC \leftarrow AC TO Logical OR Data in the The result in ACC \leftarrow AC	accumul ise logica C "OR" PDF 	lator with c ator and th al_OR ope im] OV ate data to lator and t in the accu	the specific ration. Th Z √ the accur he specifi umulator.	AC AC nulator ed data pe	emory (or stored in C erform a	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in the form a bitwind ACC \leftarrow AC TO Logical OR Data in the The result in ACC \leftarrow AC	accumul ise logica C "OR" PDF 	lator with c ator and th al_OR ope [m] OV 	The specific ration. The specific $\sqrt{2}$ the accur he specific ratio ratio ratio $\sqrt{2}$ $\sqrt{2}$	AC AC AC AC AC AC AC AC AC	emory (or stored in C erform a	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in the form a bitwind ACC \leftarrow AC	accumul ise logica C "OR" PDF 	lator with c ator and th al_OR ope im] OV 	the accur z the accur he specific unulator. z the accur e of the of	AC A	emory (or stored in C — erform a C — Ories) an	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bitwint ACC \leftarrow ACC TO Logical OR Data in the The result in ACC \leftarrow ACC TO Logical OR Logical OR Data in the Data in the CACC \leftarrow ACC	accumul ise logica iC "OR" PDF 	lator with c ator and th al_OR ope (m] OV 	the accur z the accur he specific unulator. z the accur e of the of	AC A	emory (or stored in C — erform a C — Ories) an	the accumulator.				
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bitwice of the form a bitwise logical of the bitwise	accumul ise logica iC "OR" PDF 	lator with c ator and th al_OR ope (m] OV 	the accur z the accur he specific unulator. z the accur e of the of	AC A	emory (or stored in C — erform a C — Ories) an	the accumulator.				
	Data in the form a bitwice of the form a bitwise logical of the bitwise	accumul ise logica iC "OR" PDF 	lator with c ator and th al_OR ope (m] OV 	the accur z the accur he specific unulator. z the accur e of the of	AC A	emory (or stored in C — erform a C — Ories) an	the accumulator.				



RET	Return fro	m subrou	tine				
Description	The progra	am counte	er is restor	ed from th	e stack. T	his is a 2-	
Operation	Program Counter ← Stack						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		—	—	—		—	
RET A,x	Return an	d place in	nmediate c	lata in the	accumula	tor	
Description	The program counter is restored from the stack and the accumulator loaded with the s fied 8-bit immediate data.						
Operation	Program Counter \leftarrow Stack ACC \leftarrow x						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	—	—	_	_			
RETI	Return fro	m interrup	ot				
Description	The progra EMI bit. E						
Operation	Program 0 EMI ← 1	Counter ←	- Stack				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		—	_	—		—	
RL [m]	Rotate da	a memor	y left				
Description	The conte			ata memo	ry are rota	ted 1 bit le	
Operation	[m].(i+1)		ı].i:bit i of t	he data m	emory (i=0	0~6)	
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			_				
RLA [m]	Rotate da	a memor	y left and p	place resul	t in the ac	cumulato	
Description	Data in the rotated res	•					
Operation	ACC.(i+1) ACC.0 ←		m].i:bit i of	f the data r	memory (i	=0~6)	
Affected flag(s)			<u> </u>	_			
	ТО	PDF	OV	Z	AC	С	
		_		_			



RLC [m]	Rotate da	ta memor	y left throu	ah carry		
Description	The conte	nts of the	specified of the origination	lata memo	5	, ,
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m]. ⁷	;].i:bit i of t	he data m	emory (i=0	0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—		—		\checkmark
RLCA [m]	Rotate lef	t through	carry and p	olace resu	It in the ac	cumulato
Description	carry bit a	nd the orig	l data merr ginal carry out the cor	flag is rota	ated into bi	t 0 positio
Operation	ACC.(i+1) ACC.0 ← C ← [m].	С	m].i:bit i of	the data i	memory (i	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
						\checkmark
RR [m]	Rotate da	ta memor	y right			
Description	The conte	nts of the	specified d	ata memo	ry are rota	ted 1 bit rig
Operation	[m].i ← [m [m].7 ← [r	, -].i:bit i of t	ne data m	emory (i=(0~6)
Affected flag(s)						
	то	PDF	OV	Z	AC	С
RRA [m]	Rotate rig	ht and pla	ce result i	n the accu	mulator	
Description			d data mer he accum	-		-
Operation	ACC.(i) ← ACC.7 ←		[m].i:bit i	of the data	a memory	(i=0~6)
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	_	—		_
RRC [m]	Rotate da	ta memor	y right thro	ugh carrv		
Description	The conte	ents of the	specified the carry l	data men		
			1:4:4:44		omony (i-(
Operation	[m].i ← [m [m].7 ← C C ← [m].0	;	ון.ו:סונ ו סד נו	ne data m	enory (i–t	J~6)
Operation Affected flag(s)	[m].7 ← C C ← [m].0)	-			
	[m].7 ← C	;		Z	AC	С

	J
HOLTEK	_

RRCA [m]	Rotate rig	ht through	n carry and	l place res	sult in the a	iccumulat
Description	the carry	bit and the	original ca	arry flag is	the carry fl rotated into of the dat	o the bit 7
Operation		[m].(i+1); [C			memory (i	-
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_			\checkmark
SBC A,[m]	Subtract	data memo	ory and ca	rry from th	ne accumu	lator
Description			•		ory and the e result in	
Operation	$ACC \leftarrow A$.CC+[m]+0	C			
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark		\checkmark
SBCM A,[m]	Subtract	data memo	ory and ca	rry from th	ne accumu	lator
Description					ory and the e result in	
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	\checkmark	√	\checkmark	\checkmark
					1	
SDZ [m]	 Skip if de	crement d	ata memo	ry is 0	1	I
SDZ [m] Description	The conte instruction instruction	ents of the n is skippe n execution	specified d d. If the rea n, is discar	ata memo sult is 0, th ded and a	bry are deci ne following dummy cy the next in	g instructio cle is repla
	The content instruction instruction tion (2 cy	ents of the n is skippe n execution cles). Othe	specified d d. If the rea n, is discar	lata memo sult is 0, th ded and a ceed with	ne following dummy cy	g instructio cle is repla
Description	The conte instruction instruction tion (2 cy Skip if ([n	ents of the n is skippe n execution cles). Othe n]–1)=0, [n	specified d d. If the re n, is discar erwise proo n] ← ([m]–	lata memo sult is 0, th ded and a ceed with 1)	dummy cy	g instruction cle is repla struction (
Description	The content instruction instruction tion (2 cy	ents of the n is skippe n execution cles). Othe	specified d d. If the rea n, is discar erwise proc	lata memo sult is 0, th ded and a ceed with	ne following dummy cy	g instructio cle is repla
Description	The conte instruction instruction tion (2 cy Skip if ([n	ents of the n is skippe n execution cles). Othe n]–1)=0, [n	specified d d. If the re n, is discar erwise proo n] ← ([m]–	lata memo sult is 0, th ded and a ceed with 1)	dummy cy	g instruction cle is repla struction (
Description	The conte instruction instruction tion (2 cy Skip if ([m TO	ents of the n is skippe n execution cles). Other n]–1)=0, [n PDF	specified d d. If the re: n, is discar erwise proo n] ← ([m]– OV	lata memo sult is 0, th ded and a ceed with 1) Z	dummy cy	g instruction cle is repla struction of C
Description Operation Affected flag(s)	The conte instruction instruction tion (2 cy Skip if ([n TO Decreme The conte instruction unchange execution	ents of the n is skippe n execution cles). Othe n]-1)=0, [n PDF PDF nt data me ents of the n is skippe ed. If the re n, is discard	specified d d. If the re- n, is discar erwise proo $n] \leftarrow ([m] -$ OV ermory and specified d d. The resu sult is 0, th ded and a	lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store e following dummy cy	AC	cle is repla struction of C Skip if 0 remented cumulator n, fetched aced to ge
Description Operation Affected flag(s)	The content instruction instruction tion (2 cyr. Skip if ([m TO Decrement The content instruction unchange execution cles). Oth	ents of the ents of the ents of the ents of the ent execution cles). Other ents of the ent	specified d d. If the re- n, is discar erwise proo $n] \leftarrow ([m] -$ OV ermory and specified d d. The resu sult is 0, th ded and a	lata memor sult is 0, th ded and a ceed with 1) Z place result ata memor lata memor lata store e following dummy cy the next i	AC AC AC AC AC AC AC AC AC AC AC AC AC A	cle is repla struction of C Skip if 0 remented cumulator n, fetched aced to ge
Description Operation Affected flag(s) SDZA [m] Description	The content instruction instruction tion (2 cyr. Skip if ([m TO Decrement The content instruction unchange execution cles). Oth	ents of the ents of the ents of the ents of the ent execution cles). Other ents of the ent	specified d d. If the re- n, is discar erwise proo $n] \leftarrow ([m] -$ OV emory and specified d d. The resu sult is 0, th ded and a poceed with	lata memor sult is 0, th ded and a ceed with 1) Z place result ata memor lata memor lata store e following dummy cy the next i	AC AC AC AC AC AC AC AC AC AC AC AC AC A	cle is repla struction of C Skip if 0 remented cumulator n, fetched aced to ge
Description Operation Affected flag(s) SDZA [m] Description	The content instruction instruction tion (2 cyr. Skip if ([m TO Decrement The content instruction unchange execution cles). Oth	ents of the ents of the ents of the ents of the ent execution cles). Other ents of the ent	specified d d. If the re- n, is discar erwise proo $n] \leftarrow ([m] -$ OV emory and specified d d. The resu sult is 0, th ded and a poceed with	lata memor sult is 0, th ded and a ceed with 1) Z place result ata memor lata memor lata store e following dummy cy the next i	AC AC AC AC AC AC AC AC AC AC AC AC AC A	cle is repla struction of C Skip if 0 remented cumulator n, fetched aced to ge



SET [m]	Set data i	memory				
Description	Each bit o	of the spec	ified data	memory is	set to 1.	
Operation	[m] ← FF	н				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	_		_
SET [m]. i	Set bit of	data mem	IOTV			
Description			l data men	norv is set	to 1.	
Operation	[m].i ← 1			,		
Affected flag(s)	[] 、 .					
3(1)	то	PDF	OV	Z	AC	С
		_		_		
	L		1			1
SIZ [m]	Skip if inc	rement da	ata memor	y is 0		
Description			•		•	remented
	-		fetched du laced to ge	-		
		nstruction				
Operation	Skip if ([m	n]+1)=0, [n	n] ← ([m]+	1)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_				
				1		
SIZA [m]	Incremen	t data mer	mory and p	place resul	t in ACC,	skip if 0
Description			•		•	remented b the accum
						istruction,
					•	cycle is
					d with the	next instru
Operation	Skip if ([n	1]+1)=0, A	CC ← ([m]]+1)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_	_		_
SNZ [m].i	Skip if bit	i of the da	ita memor	y is not 0		
Description	lf bit i of th	e specifie	d data mer	nory is not	0, the nex	t instructio
			-			during the
			lummy cyc he next ins		-	the proper
Operation			ne next int		cycle).	
	Skip if [m].i≠∪				
Affected flag(s)	то			7	10	<u> </u>
	то	PDF	OV	Z	AC	C



			ory from th								
Description	The specified data memory is subtracted from the contents of the accumulator, lea result in the accumulator.										
Operation	$ACC \leftarrow A$	$ACC \leftarrow ACC + [m] + 1$									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		_	\checkmark		\checkmark	\checkmark					
SUBM A,[m]	Subtract	data mem	ory from th	e accumu	lator						
Description		ified data r he data m		subtracted	from the c	contents of	the accumu	ilator, lea			
Operation	$[m] \leftarrow AC$	C+[m]+1									
Affected flag(s)											
	ТО	PDF	OV	Z	AC	С					
	_	_	\checkmark		\checkmark	\checkmark					
SUB A,x			data from					e			
Description			i specified l ilt in the ac			cted from t	ne contents	of the a			
Operation	ACC ← A										
Affected flag(s)	1000										
	то	PDF	OV	Z	AC	С					
	TO	PDF	OV √	Z √	AC √	C √					
	T0 —	PDF				_					
SWAP [m]				\checkmark		_					
	Swap nib The low-o	bles withir	√ n the data r high-order	√ memory	V	N	emory (1 of	the dat			
SWAP [m]	Swap nib The low-c ries) are i	bles withir	√ h the data r high-order red.	√ memory	V	N	emory (1 of	the dat			
SWAP [m] Description	Swap nib The low-c ries) are i	bles withir order and l nterchang	√ h the data r high-order red.	√ memory	V	N	emory (1 of	the dat			
SWAP [m] Description Operation	Swap nib The low-c ries) are i	bles withir order and l nterchang	√ h the data r high-order red.	√ memory	V	N	emory (1 of	the data			
SWAP [m] Description Operation	Swap nib The low-c ries) are i [m].3~[m]	bles withir order and l nterchang .0 ↔ [m].1	√ h the data r high-order led. 7~[m].4	√ nemory nibbles of	√ The specif	√ ied data m	emory (1 of	the dat			
SWAP [m] Description Operation	Swap nib The low-c ries) are i [m].3~[m] TO	bles withir order and interchang .0 ↔ [m].7 PDF	√ h the data r high-order led. 7~[m].4	√ nemory nibbles of Z	√ The specif	√ ied data m C —	emory (1 ol	the dat			
SWAP [m] Description Operation Affected flag(s)	Swap nib The low-o ries) are i [m].3~[m] TO 	bles withir order and interchang .0 ↔ [m].1 PDF 	√ h the data r high-order red. 7~[m].4 OV v and place high-order r	√ nemory nibbles of Z result in t	√ i the specific AC AC	√ ied data m C ulator ed data me	emory (1 of mory are in emory rema	terchan			
SWAP [m] Description Operation Affected flag(s)	Swap nib The low-o ries) are i [m].3~[m] TO 	bles within order and l nterchang $.0 \leftrightarrow [m].$ PDF a memory order and h sult to the CC.0 \leftarrow [r	√ h the data r high-order red. 7~[m].4 OV v and place high-order r	√ nemory nibbles of Z result in t	√ i the specific AC AC	√ ied data m C ulator ed data me	mory are in	terchan			
SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description	Swap nib The low-o ries) are i [m].3~[m] TO 	bles within order and l nterchang $.0 \leftrightarrow [m].$ PDF a memory order and h sult to the CC.0 \leftarrow [r	√ n the data r high-order led. 7~[m].4 OV v and place nigh-order r accumulat m].7~[m].4	√ nemory nibbles of Z result in t	√ i the specific AC AC	√ ied data m C ulator ed data me	mory are in	terchan			
SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description Operation	Swap nib The low-o ries) are i [m].3~[m] TO 	bles within order and l nterchang $.0 \leftrightarrow [m].$ PDF a memory order and h sult to the CC.0 \leftarrow [r	√ n the data r high-order led. 7~[m].4 OV v and place nigh-order r accumulat m].7~[m].4	√ nemory nibbles of Z result in t	√ i the specific AC AC	√ ied data m C ulator ed data me	mory are in	terchan			



SZ [m]	Skip if da	ta memory	/ is 0						
Description	If the contents of the specified data memory are 0, the following instruction, fetched durin the current instruction execution, is discarded and a dummy cycle is replaced to get th proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	proper ins Skip if [m		2 cycles). C	Jtherwise	proceed w	lith the nex	at instruction (1 cycle)	•	
Affected flag(s)]=0							
Allected liag(s)	ТО	PDF	OV	Z	AC	С			
	10			2		0			
						_			
SZA [m]	Move dat	a memory	to ACC, s	kip if 0					
Description	0, the foll and a dur	owing inst nmy cycle	ruction, fet	tched durii d to get the	ng the cur	rent instrue	ccumulator. If the con ction execution, is dis 2 cycles). Otherwise p	carded	
Operation	Skip if [m]=0							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	_		_				
					•	•			
SZ [m].i			ita memory	·					
Description	instruction	n executio	n, is discar	ded and a	dummy cy	-	on, fetched during the ced to get the proper i 1 cycle)		
Operation	Skip if [m	,				ou douon (
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
							I		
TABRDC [m]	Move the	ROM cod	e (current	page) to T	BLH and	data memo	ory		
Description		•			,	•	able pointer (TBLP) is o TBLH directly.	moved	
Operation		M code (I ROM code	ow byte) e (high byte	e)					
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
		_	_	_	_				
TABRDL [m]	Move the	ROM cod	e (last pag	je) to TBLI	H and data	a memory			
Description	The low b	yte of RO	M code (la	st page) a	ddressed		e pointer (TBLP) is mo ctly.	oved to	
Operation		M code (I ROM code	ow byte) e (high byte	e)					
Affected flag(s)				-					
	ТО	PDF	OV	Z	AC	С			
					_				
							I		




XOR A,[m]	Logical X	OR accum	nulator with	n data mer	norv	
Description	Data in th	ne accumu	lator and t	the indicat	ed data m	5 1
Operation	$ACC \leftarrow A$	CC "XOR	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark		_
XORM A,[m]	0	OR data n				
Description		ne indicate operation.				•
Operation	$[m] \leftarrow AC$	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark	—	
XOR A,x	Logical X	OR immed	diate data	to the accu	umulator	
Description		e accumul he result i		•	•	
Operation	$ACC \leftarrow A$	CC "XOR	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С



Package Information

52-pin QFP (14×14) Outline Dimensions



Symbol	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
A	17.3	—	17.5						
В	13.9	_	14.1						
С	17.3	—	17.5						
D	13.9	_	14.1						
E	_	1	_						
F		0.4	_						
G	2.5	—	3.1						
Н		—	3.4						
I	_	0.1	_						
J	0.73		1.03						
К	0.1	—	0.2						
α	0°		7 °						

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel:0755-83465589 Fax:0755-83465590 ISDN : 0755-8346559

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel:010-66410030, 66417751, 66417752 Fax:010-66410125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880

Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.