


5000 × 3 pixel CCD Linear Sensor (Color)

Description

The ILX528K is a reduction type CCD linear sensor developing for color DPPC. This sensor reads A3-size documents at a density of 400 DPI.

Features


- Number of effective pixels: 15000 pixels (5000 pixels × 3)
- Pixel size: 8μm × 8μm (8μm pitch)
- Distance between line: 64μm (8 lines)
- Maximum data rate: 40MHz/color
- Built-in clamp circuit
- Ultra low lag/High sensitivity
- Single 9V power supply
- Input Clock Pulse: CMOS 5V drive
- Number of output: 6 (2/color)
- Package: 22pin DIP (400mil)




Absolute Maximum Ratings

- Supply voltage V_{DD} 11 V
- Operating temperature -10 to +60 °C
- Storage temperature -30 to +80 °C

Pin Configuration (Top View)



Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	V _{OUT-ODD (G)}	Signal output (G)	12	ϕ ROG	Clock pulse input
2	V _{OUT-ODD (R)}	Signal output (R)	13	NC	NC
3	V _{OUT-EVEN (R)}	Signal output (R)	14	V _{DD}	9V power supply
4	V _{DD}	9V power supply	15	ϕ 1L	Clock pulse input
5	NC	NC	16	ϕ 1	Clock pulse input
6	ϕ 2	Clock pulse input	17	ϕ 1	Clock pulse input
7	ϕ RS	Clock pulse input	18	V _{REF}	Power supply (Clamp)
8	ϕ 2	Clock pulse input	19	V _{OUT-ODD (B)}	Signal output (B)
9	ϕ CLP	Clock pulse input	20	V _{OUT-EVEN (B)}	Signal output (B)
10	GND	GND	21	V _{OUT-ODD (G)}	Signal output (G)
11	NC	NC	22	GND	GND

Recommended Supply Voltage

Item	Min.	Typ.	Max.	Unit
V _{DD}	8.55	9	9.45	V

Clock Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit
Input capacity of ϕ 1, ϕ 2	C ϕ 1, C ϕ 2	—	900	—	pF
Input capacity of ϕ 1L	C ϕ 1L	—	60	—	pF
Input capacity of ϕ RS	C ϕ RS	—	60	—	pF
Input capacity of ϕ CLP	C ϕ CLP	—	60	—	pF
Input capacity of ϕ ROG	C ϕ ROG	—	10	—	pF

Clock Frequency

Item	Symbol	Min.	Typ.	Max.	Unit
ϕ 1, ϕ 2, ϕ 1L, ϕ RS, ϕ CLP	f ϕ 1, f ϕ 2, f ϕ 1L, f ϕ RS, f ϕ CLP	—	1	20	MHz

Input Clock Pulse Voltage

Item	Min.	Typ.	Max.	Unit	
ϕ 1, ϕ 2, ϕ 1L, ϕ RS, ϕ CLP, ϕ ROG Pulse Voltage	High level	4.75	5.0	5.25	V
	Low level	-0.3	0	0.1	V

Electrooptical Characteristics (Note 1)

Ta = 25°C, VDD = 9V, frs = 1MHz, Input clock = 5Vp-p, Light source = 3200K, IR cut filter CM-500S (t = 1.0mm)

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks	
Sensitivity	Red	RR	1.19	1.7	2.21	V/(lx · s)	Note 2
	Green	RG	2.17	3.1	4.03		
	Blue	RB	1.47	2.1	2.73		
Sensitivity nonuniformity	PRNU	—	5	15	%	Note 3	
Saturation output voltage	VSAT	1	1.5	—	V	Note 4	
Saturation exposure	Red	SE _R	0.35	0.68	—	lx · s	Note 5
	Green	SE _G	0.25	0.48	—		
	Blue	SE _B	0.3	0.58	—		
Dark voltage average	VDRK	—	1.5	3	mV	Note 6	
Dark signal nonuniformity	DSNU	—	1.5	5	mV	Note 6	
Image lag	IL	—	0.02	—	%	Note 7	
Supply current	IVDD	—	45	60	mA	—	
Total transfer efficiency	TTE	92	98	—	%	—	
Output impedance	Zo	—	170	—	Ω	—	
Offset level	Vos	—	4.4	—	V	Note 8	
Dynamic range	DR	333	1000	—	—	Note 9	

Notes

- 1) In accordance with the given electrooptical characteristics, the even black level is defined as the average value of D20, D22 to D118. The odd black level is defined as average value of D19, D21 to D117.
- 2) For the sensitivity test light is applied with a uniform intensity of illumination.
- 3) PRNU is defined as indicated below. Ray incidence conditions are the same as for Note 2.

$$V_{OUT} = 500\text{mV}$$

$$PRNU = \frac{(V_{MAX} - V_{MIN}) / 2}{V_{AVE}} \times 100 [\%]$$

Where the 5000 pixels are divided to blocks of 100, even and odd pixels, respectively. The maximum output of each block is set to V_{MAX}, the minimum output to V_{MIN} and the average output to V_{AVE}.

- 4) Use below the minimum value of the saturation output voltage.
- 5) Saturation exposure is defined as follows.

$$SE = \frac{V_{SAT}}{R}$$

- 6) Optical signal accumulated time τ_{int} stands at 10ms.

- 7) V_{OUT} = 500mV


- 8) Vos is defined as indicated bellow.

V_{OUT} indicates V_{OUT-EVEN} (R), V_{OUT-ODD} (R), V_{OUT-EVEN} (G), V_{OUT-ODD} (G), V_{OUT-EVEN} (B), V_{OUT-ODD} (B)


- 9) Dynamic range is defined as follows.

$$DR = \frac{V_{SAT}}{V_{DRK}}$$

When the optical signal accumulated time is shorter, the dynamic range gets wider because the optical signal accumulated time is in proportion to the dark voltage.




Clock Timing Chart 1




Note) The transfer pulses (phi 1, phi 2, phi 1L) must have more than 2562 cycles.

Clock Timing Chart 2




Clock Timing Chart 3




Clock Timing Chart 4

Cross point $\phi 1$ and $\phi 2$



Cross point $\phi 1L$ and $\phi 2$




Clock Pulse Recommended Timing

Item	Symbol	Min.	Typ.	Max.	Unit
ϕ ROG, $\phi 1$ pulse timing	t1	50	100	—	ns
ϕ ROG pulse high level period	t2	600	1000	—	ns
ϕ ROG, $\phi 1$ pulse timing	t3	400	1000	—	ns
ϕ ROG pulse rise time	t4	0	5	10	ns
ϕ ROG pulse fall time	t5	0	5	10	ns
$\phi 1$ pulse rise time / $\phi 2$ pulse fall time	t6	0	5	10	ns
$\phi 1$ pulse fall time / $\phi 2$ pulse rise time	t7	0	5	10	ns
ϕ RS pulse rise time	t8	0	5	10	ns
ϕ RS pulse fall time	t9	0	5	10	ns
ϕ RS pulse high level period	t10	10	200*1	—	ns
ϕ RS, $\phi 1L$ pulse timing	t11	0	5	—	ns
ϕ RS, ϕ CLP pulse timing	t12	0	5	—	ns
ϕ CLP pulse rise time	t13	0	5	10	ns
ϕ CLP pulse fall time	t14	0	5	10	ns
ϕ CLP pulse high level period	t15	10	200*1	—	ns
ϕ CLP $\phi 1L$ pulse timing	t16	5	100*1	—	ns
Signal output delay time	t17	—	12	—	ns
	t18	—	12	—	ns

*1 These timing is the recommended condition under $f_{\phi RS} = 1\text{MHz}$.

Application Circuit*




* Data rate f_{PRS} = 1MHz.


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Example of Representative Characteristics ($V_{DD} = 9V, T_a = 25^\circ C$)


Spectral sensitivity characteristics
(Standard characteristics)




Dark voltage rate vs. Ambient temperature
(Standard characteristics)




Output voltage rate vs. Integration time
(Standard characteristics)



Offset level vs. Supply voltage
(Standard characteristics)



Offset level vs. Ambient temperature
(Standard characteristics)



Notes of Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.


- Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- When handling directly use an earth band.
- Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- Ionized air is recommended for discharge when handling CCD image sensor.
- For the shipment of mounted substrates, use boxes treated for prevention of static charges.

2) Notes on Handling CCD Cer-DIP Packages

The following points should be observed when handling and installing cer-DIP packages.

a) Remain within the following limits when applying static load to the ceramic portion of the package:

- Compressive strength: 39N/surface (Do not apply load more than 0.7mm inside the outer perimeter of the glass portion.)
- Shearing strength: 29N/surface
- Tensile strength: 29N/surface
- Torsional strength: 0.9Nm



b) In addition, if a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portion. Therefore, for installation, either use an elastic load, such as a spring plate, or an adhesive.

c) Be aware that any of the following can cause the glass to crack: because the upper and lower ceramic layers are shielded by low-melting glass,

- Applying repetitive bending stress to the external leads.
- Applying heat to the external leads for an extended period of time with soldering iron.
- Rapid cooling or heating
- Rapid cooling or impact to a limited portion of the low-melting glass with a small-tipped tool such as tweezers.
- Prying the upper or lower ceramic layers away at a support point of the low-melting glass.

Note that the preceding notes should also be observed when removing a component from a board after it has already been soldered.

3) Soldering

- Make sure the package temperature does not exceed 80°C.
- Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- To dismount an imaging device, do not use a solder suction equipment. When using an electric desoldering tool, ground the controller. For the control system, use a zero cross type.

- 4) Dust and dirt protection
 - a) Operate in clean environments.
 - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
 - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
 - d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.
- 7) Note that the normal output signal is not obtained immediately after the device power is turned on.

