Quad JFET Input Operational Amplifiers

tional amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

Features

■ Internally trimmed offset voltage	5 mV max
■ Low input bias current	50 pA
■ Low input noise current	0.01 pA/√ Hz
■ Wide gain bandwidth	4 MHz
■ High slew rate	13 V/μs
■ Low supply current	7.2 mA


■ Low supply current ■ High input impedance $10^{12}\Omega$ Low total harmonic distortion $A_V = 10$, <0.02% $R_L = 10k$, $V_O = 20 Vp-p$, BW = 20 Hz - 20 kHz

■ Low 1/f noise corner 50 Hz

■ Fast settling time to 0.01%


F147/LF347 Wide Bandwidth Quad JFET Input Operational Amplifiers.

Simplified Schematic



Connection Diagram

Dual-In-Line Package



Order Number LF147J, LF347M, LF347BN, LF347N, LF147D/883 or LF147J/883* See NS Package Number D14E, J14A, M14A or N14A

*Available per SMD #8102306, JM38510/11906.

BI-FET IITM is a trademark of National Semiconductor Corporation.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

LF147 LF347B/LF347

	LF147	LF347B/LF3
Supply Voltage	$\pm22V$	$\pm18V$
Differential Input Voltage	$\pm38V$	$\pm30V$
Input Voltage Range (Note 1)	±19V	±15V
Output Short Circuit Duration (Note 2)	Continuous	Continuous
Power Dissipation (Notes 3 and 9)	900 mW	1000 mW
T _j max	150°C	150°C
θjA Cavity DIP (D) Package Ceramic DIP (J) Package Plastic DIP (N) Package Surface Mount Narrow (I Surface Mount Wide (WI	M)	80°C/W 70°C/W 75°C/W 100°C/W 85°C/W

	LF147	LF347B/LF347
Operating Temperature Range	(Note 4)	(Note 4)
Storage Temperature		
Range	-65°	C≤T _A ≤150°C
Lead Temperature		
(Soldering, 10 sec.)	260°C	260°C
Soldering Information		
Dual-In-Line Package		
Soldering (10 seconds)		260°C
Small Outline Package		0.4.50.0
Vapor Phase (60 seconds)		215°C
Infrared (15 seconds)		220°C
See AN-450 "Surface Mounting	Methods	and Their Effect
on Product Reliability" for other	methods	of soldering sur-
face mount devices.		
ESD Tolerance (Note 10)		900V

DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	LF147			LF347B			LF347			Units
Syllibol	raiailletei	Conditions	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Мах	Uiilis
V _{OS}	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ Over Temperature		1	5 8		3	5 7		5	10 13	mV mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10			10			10		μV/°C
los	Input Offset Current	T _j =25°C, (Notes 5, 6) Over Temperature		25	100 25		25	100 4		25	100 4	pA nA
I _B	Input Bias Current	T _j =25°C, (Notes 5, 6) Over Temperature		50	200 50		50	200 8		50	200 8	pA nA
R _{IN}	Input Resistance	T _j =25°C		10 ¹²			10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_O = \pm 10V$, $R_L = 2 k\Omega$ Over Temperature	50 25	100		50 25	100		25 15	100		V/mV V/mV
	Output Voltage Swing	$V_S = \pm 15V, R_I = 10 \text{ k}\Omega$		± 13.5		±12	± 13.5		±12	± 13.5		V
V _{CM}	Input Common-Mode Voltage Range	$V_S = \pm 15V$	±11	+15 -12		±11	+15 -12		±11	+ 15 - 12		V
CMRR	Common-Mode Rejection Ratio	R _S ≤10 kΩ	80	100		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		80	100		70	100		dB
Is	Supply Current			7.2	11		7.2	11		7.2	11	mA

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	LF147				LF347E	3	LF347			Units
Oymbor			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Omis
	Amplifier to Amplifier Coupling	T _A =25°C, f=1 Hz-20 kHz (Input Referred)		-120			-120			-120		dB
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^{\circ}C$	8	13		8	13		8	13		V/µs
GBW	Gain-Bandwidth Product	$V_S = \pm 15V, T_A = 25^{\circ}C$	2.2	4		2.2	4		2.2	4		MHz
e _n	Equivalent Input Noise Voltage	$T_A = 25$ °C, $R_S = 100\Omega$, $f = 1000$ Hz		20			20			20		nV/√Hz
i _n	Equivalent Input Noise Current	$T_j = 25$ °C, $f = 1000 Hz$		0.01			0.01			0.01		pA/√Hz

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{jA} .

Note 4: The LF147 is available In the military temperature range $-55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$, while the LF347B and the LF347 are available in the commercial temperature range $0^{\circ}\text{C} \le T_{A} \le 70^{\circ}\text{C}$. Junction temperature can rise to T_{i} max $= 150^{\circ}\text{C}$.

Note 5: Unless otherwise specified the specifications apply over the full temperature range and for $V_S = \pm 20V$ for the LF147 and for $V_S = \pm 15V$ for the LF347B/LF347. V_{OS} , I_B , and I_{OS} are measured at $V_{CM} = 0$.


Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA}$ P_D where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_S=\pm 5V$ to $\pm 15V$ for the LF347 and LF347B and from $V_S=\pm 20V$ to $\pm 5V$ for the LF147.


Note 8: Refer to RETS147X for LF147D and LF147J military specifications.


Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.


Note 10: Human body model, 1.5 k Ω in series with 100 pF.





Typical Performance Characteristics (Continued)
























TL/H/5647-3

Pulse Response $R_L = 2 k\Omega$, $C_L = 10 pF$


Small Signal Inverting



TIME (0.2 μ s/DIV)

TL/H/5647-4


Small Signal Non-Inverting



TIME (0.2 µs/DIV)


TL/H/5647-5

Large Signal Inverting



TIME (2 µs/DIV)


Large Signal Non-Inverting



TIME (2 µs/DIV)

TL/H/5647-6

TL/H/5647-7



TIME (5 µs/DIV)

TL/H/5647-8

Application Hints

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET IITM). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages

should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier

Application Hints (Continued)

output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on $\pm 4.5 \text{V}$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 k Ω load resistance to \pm 10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in po-

larity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


Detailed Schematic



TL/H/5647-9

Typical Applications

Digitally Selectable Precision Attenuator




A 1	A2	А3	V _O Attenuation
0	0	0	0
0	0	1	−1 dB
0	1	0	−2 dB
0	1	1	−3 dB
1	0	0	−4 dB
1	0	1	−5 dB
1	1	0	−6 dB
1	1	1	−7 dB
		_	

• Accuracy of better than 0.4% with standard 1% value resistors

- No offset adjustment necessary
- Expandable to any number of stages
- Very high input impedance

Long Time Integrator with Reset, Hold and Starting Threshold Adjustment



TL/H/5647-11

TL/H/5647-10

• V_{OUT} starts from zero and is equal to the integral of the input voltage with respect to the threshold voltage:


$$V_{OUT} \! = \! \frac{1}{RC} \! \int_0^t \! (V_{IN} \! - \! V_{TH}) dt$$

- \bullet Output starts when $V_{IN}\!\ge\!V_{TH}$
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero

8

Typical Applications (Continued)

Universal State Variable Filter



TL/H/5647-12

For circuit shown:

 f_0 =3 kHz, $f_{\mbox{NOTCH}}$ =9.5 kHz

Q=3.4

Passband gain:


Highpass—0.1

Bandpass—1

Lowpass—1

Notch—10


- \bullet f₀×Q≤200 kHz
- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- See LM148 data sheet for design equations




Hermetic Dual-In-Line Package (D) Order Number LF147D/883 NS Package Number D14E

(2.540 ±0.254)


D14E (REV E)





S.O. Package (M) Order Number LF347M NS Package Number M14A

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number LF347BN or LF347N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408