## MN3113F

## Vertical Driver LSI for Video Camera CCD Area Image Sensor

## - Overview

The MN3113F is a vertical driver LSI for a two-dimensional interline CCD image sensor. It features a built-in power supply circuit that, in conjunction with such external components as six booster capacitors and two voltage stabilization capacitors, produces stabilized +15.0 V and -10.0 V power supplies from a +5.0 V input and HD pulses.
The MN3113F makes it possible to drive a CCD image sensor on a single 5 volt power supply.

Features

- Single 5 volt power supply
- Adjustable output voltage for regulated voltage circuit
- Applications
- Video cameras


## Pin Assignment



## Block Diagram



Pin Descriptions

| Pin No. | Symbol | Pin Name | I/O | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| $20$ | $\begin{aligned} & \mathrm{v}_{\mathrm{CC} 1} \\ & \mathrm{~V}_{\mathrm{CC} 2} \end{aligned}$ | "H" level power supply for input block | I | "H" level input for 5 volt circuits |
| 42 | GND | "L" level power supply for input block | I | "L" level input for 5 volt circuits |
| 22 | $\mathrm{V}_{\mathrm{H}}$ | " H " level power supply for vertical driver | I | " H " level input for high-voltage circuits |
| 32 | $\mathrm{V}_{\mathrm{HH}}$ | "H" level power supply for SUB driver | I | " H " level input for high-voltage circuits |
| $\begin{aligned} & 27 \\ & 24 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{M} 13} \\ & \mathrm{v}_{\mathrm{M} 24} \end{aligned}$ | "M" level power supply for vertical driver | I | "M" level input for high-voltage circuits |
| 29 | $\mathrm{V}_{\text {L1 }}$ | "L" level power supply for vertical driver | I | "L" level input for high-voltage circuits |
| 30 | $\mathrm{V}_{\text {L2 }}$ | "L" level input for SUB driver | I | "L" level input for high-voltage circuits |
| 21 | $\mathrm{V}_{\mathrm{DD}}$ | Power supply 1 for driver | I | "H" level for high-voltage circuits |
| 33 | $\mathrm{V}_{\text {EE }}$ | Power supply 2 for driver | I | "L" level for high-voltage circuits |
| 15 | $\mathrm{V}_{\text {IN }+}$ | Positive regulated voltage block voltage input | I | Positive regulated voltage block voltage input pin |
| 41 | $\mathrm{V}_{\text {IN }-}$ | Negative regulated voltage block voltage input | I | Negative regulated voltage block voltage input pin |
| 11 | HD | HD pulse input | I | HD pulse input pin |
| 19 | IV2 | Transfer pulse input | I | Charge transfer pulse input pin |
| 18 | IV4 | Transfer pulse input | I | Charge transfer pulse input pin |
| 36 | IV1 | Transfer pulse input | I | Charge transfer pulse input pin |
| 37 | IV3 | Transfer pulse input | I | Charge transfer pulse input pin |
| 35 | CH1 | Charge pulse input | I | Charge readout pulse input pin |
| 38 | CH2 | Charge pulse input | I | Charge readout pulse input pin |
| 34 | ISUB | SUB pulse input | I | Unwanted charge rejection pulse input pin |
| 17 | SENSE1 | Positive voltage sensing input | I | Positive voltage control sensing pin |
| 39 | SENSE2 | Negative voltage sensing input | I | Negative voltage control sensing pin |
| $\begin{gathered} 43 \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{C} 1+ \\ & \mathrm{C} 1- \end{aligned}$ | C1 connection | O | Booster block voltage charging capacitor connection pins |
| 2 | $\begin{aligned} & \mathrm{C} 2+ \\ & \mathrm{C} 2- \end{aligned}$ | C2 connection | O | Booster block voltage charging capacitor connection pins |
| $\begin{gathered} 44 \\ 3 \end{gathered}$ | $\begin{aligned} & \mathrm{C} 3+ \\ & \mathrm{C} 3- \end{aligned}$ | C3 connection | O | Booster block voltage charging capacitor connection pins |
| 4 | C4 - | C4 connection | O | Booster block voltage charging capacitor connection pins |
| 5 | C5 - | C5 connection | O | Booster block voltage charging capacitor connection pins |

- Pin Descriptions (continued)

| Pin No. | Symbol | Pin Name | I/O | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | $\begin{aligned} & \mathrm{C} 6- \\ & \mathrm{C} 6+ \end{aligned}$ | C6 connection pins | O | Booster block voltage charging capacitor connection pins |
| 10 | $\mathrm{OV}_{\mathrm{DD}}$ | Booster block positive voltage output | O | Booster block positive voltage output pin |
| 6 | $\mathrm{OV}_{\text {EE }}$ | Booster block negative voltage output | O | Booster block negative voltage output pin |
| 16 | $\mathrm{V}_{\text {OUT }+}$ | Positive regulated voltage output | O | Positive regulated voltage output pin |
| 40 | $\mathrm{V}_{\text {OUT- }}$ | Negative regulated voltage output | O | Negative regulated voltage output pin |
| 23 | OV4 | Binary transfer pulse output | O | Binary $\left(\mathrm{V}_{\mathrm{M} 24}, \mathrm{~V}_{\mathrm{L} 1}\right)$ transfer pulse output pin |
| 25 | OV2 | Binary transfer pulse output | O | Binary $\left(\mathrm{V}_{\mathrm{M} 24}, \mathrm{~V}_{\mathrm{L} 1}\right)$ transfer pulse output pin |
| 26 | OV3 | Tristate transfer pulse output | O | Tristate $\left(\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{M} 13}, \mathrm{~V}_{\mathrm{L} 1}\right)$ transfer pulse output pin |
| 28 | OV1 | Tristate transfer pulse output | O | Tristate $\left(\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{M} 13}, \mathrm{~V}_{\mathrm{L} 1}\right)$ transfer pulse output pin |
| 31 | OSUB | SUB pulse output | O | Unwanted charge ( $\mathrm{V}_{\mathrm{HH}}, \mathrm{V}_{\mathrm{L} 2}$ ) rejection pulse input pin |
| $\begin{aligned} & 12 \\ & 13 \\ & 14 \end{aligned}$ | $\begin{aligned} & \text { CAP1 } \\ & \text { CAP2 } \\ & \text { CAP3 } \end{aligned}$ | Stabilizing capacitor connection | O | Pins for connecting capacitors for internal voltage stabilization circuits |

- Functional Description

Binary transfer pulses (vertical driver block)

| IV2 | OV2 |
| :---: | :---: |
| IV4 | OV4 |
| H | L |
| L | M |

Tristate transfer pulses (vertical driver block)

| CH1 | IV1 | OV1 |
| :---: | :---: | :---: |
| CH2 | IV3 | OV3 |
| H | H | L |
|  | L | M |
| L | H | L |
|  | L | H |

*1 IV1, IV2, IV3, IV4, CH1, CH2
$\mathrm{H}: \mathrm{V}_{\mathrm{CC}}$
L: GND

OV1, OV2, OV3, OV4
$\mathrm{H}: \mathrm{V}_{\mathrm{H}}$
M: $\mathrm{V}_{\mathrm{M} 13}$, or $\mathrm{V}_{\mathrm{M} 24}$
L: $\mathrm{V}_{\mathrm{L} 1}$
Unwanted charge rejection pulses (SUB driver block)

| ISUB | OSUB |
| :---: | :---: |
| $H$ | L |
| L | $H$ |

*1 ISUB
$\mathrm{H}: \mathrm{V}_{\mathrm{CC}}$
L: GND
OSUB
H: $\mathrm{V}_{\mathrm{HH}}$
$\mathrm{L}: \mathrm{V}_{\mathrm{L} 2}$

## ■ Electrical Characteristics

(1) DC characteristics
$\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{H}}=15.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{M} 13}=\mathrm{V}_{\mathrm{M} 24}=1.0 \mathrm{~V}, \mathrm{GND}=0.0 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5.0 \mathrm{~V}\left(=\mathrm{V}_{\mathrm{CC}}\right), \mathrm{V}_{\mathrm{L} 1}=-7.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L} 2}=-10.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test conditions | $\min$ | typ | $\max$ | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Quiescent supply current | $\mathrm{I}_{\text {DDST }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}$ |  | 2 | 4 | mA |
| Operating supply current | $\mathrm{I}_{\text {DDDYN }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}$ |  | 45 | 90 | mA |


| $\mathrm{OV}_{\mathrm{DD}}, \mathrm{OV}_{\mathrm{EE}}$ |  |  |  |  |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Positive supplage output pins <br> circuit output voltage | $\mathrm{V}_{\text {OUT }+}$ | $\mathrm{V}_{\mathrm{l}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=7 \mathrm{~mA}$ <br> $\mathrm{f}_{\mathrm{INHD}}=15.7 \mathrm{kHz}$ | 14.5 | 15.0 | 15.5 | V |
| Negative voltage stabilization <br> circuit output voltage | $\mathrm{V}_{\text {OUT- }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{O}}=-2 \mathrm{~mA}$ <br> $\mathrm{f}_{\mathrm{INHD}}=15.7 \mathrm{kHz}$ | -10.5 | -10.0 | -9.5 | V |


| IV1, IV2, IV3, IV4, CH1, CH2 , ISUB , HD |  |  |  |  |  |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Input pins | $\mathrm{V}_{\mathrm{IH}}$ |  | 3.5 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| H level voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | GND |  | 1.5 | V |  |
| "L" level voltage | $\mathrm{I}_{\mathrm{LI}}$ | $\mathrm{V}_{\mathrm{I}}=0$ to 5 V |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |  |
| Input leak current |  |  |  |  |  |  |  |

Output pins 1 (Binary output) OV2, OV4

| Output voltage "M" level | $\mathrm{V}_{\mathrm{OM} 1}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OM} 1}=-1 \mathrm{~mA}$ | 0.9 |  | $\mathrm{~V}_{\mathrm{M} 24}$ | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Output voltage "L" level | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OL} 1}=1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{L} 1}$ |  | -6.9 | V |
| Output on resistance "M" level | $\mathrm{R}_{\mathrm{ONM} 1}$ | $\mathrm{I}_{\mathrm{OM1}}=-50 \mathrm{~mA}$ |  |  | 40 | $\Omega$ |
| Output on resistance "L" level | $\mathrm{R}_{\mathrm{ONL} 1}$ | $\mathrm{I}_{\mathrm{OL} 1}=50 \mathrm{~mA}$ |  |  | 40 | $\Omega$ |


| Output pins 2 (Tristate output) |  |  |  |  |  |  |  | OV1, OV3 |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage "H" level | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OH} 2}=-1 \mathrm{~mA}$ | 14.9 |  | $\mathrm{~V}_{\mathrm{H}}$ | V |  |  |  |  |
| Output voltage "M" level | $\mathrm{V}_{\mathrm{OM} 2}$ | $\mathrm{~V}_{\mathrm{l}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OM} 2}=-1 \mathrm{~mA}$ | 0.9 |  | $\mathrm{~V}_{\mathrm{M} 13}$ | V |  |  |  |  |
| Output voltage "L" level | $\mathrm{V}_{\mathrm{OL} 2}$ | $\mathrm{~V}_{\mathrm{l}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OL} 2}=1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{L} 1}$ |  | -6.9 | V |  |  |  |  |
| Output on resistance "H" level | $\mathrm{R}_{\mathrm{ONH} 2}$ | $\mathrm{I}_{\mathrm{OH} 2}=-50 \mathrm{~mA}$ |  |  | 50 | $\Omega$ |  |  |  |  |
| Output on resistance "M" level | $\mathrm{R}_{\mathrm{ONM} 2}$ | $\mathrm{I}_{\mathrm{OM} 2}= \pm 50 \mathrm{~mA}$ |  |  | 40 | $\Omega$ |  |  |  |  |
| Output on resistance "L" level | $\mathrm{R}_{\mathrm{ONL} 2}$ | $\mathrm{I}_{\mathrm{OL} 2}=50 \mathrm{~mA}$ |  |  | 40 | $\Omega$ |  |  |  |  |


| Output pin 3 (SUB output) |  |  |  |  |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| OSUB |  |  |  |  |  |  |
| Output voltage "H" level | $\mathrm{V}_{\mathrm{OHH} 3}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OHH} 3}=-1 \mathrm{~mA}$ | 14.9 |  | $\mathrm{~V}_{\mathrm{HH}}$ | V |
| Output voltage "L" level | $\mathrm{V}_{\mathrm{OL} 3}$ | $\mathrm{~V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{OL} 3}=1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{L} 2}$ |  | -9.9 | V |
| Output on resistance "H" level | $\mathrm{R}_{\mathrm{ONHH} 3}$ | $\mathrm{I}_{\mathrm{ONHH} 3}=-50 \mathrm{~mA}$ |  |  | 50 | $\Omega$ |
| Output on resistance "L" level | $\mathrm{R}_{\mathrm{ONL} 3}$ | $\mathrm{I}_{\mathrm{ONL} 3}=50 \mathrm{~mA}$ |  |  | 40 | $\Omega$ |

(2) AC characteristics
$\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{H}}=15.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{M} 13}=\mathrm{V}_{\mathrm{M} 24}=1.0 \mathrm{~V}, \mathrm{GND}=0.0 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5.0 \mathrm{~V}\left(=\mathrm{V}_{\mathrm{CC}}\right), \mathrm{V}_{\mathrm{L} 1}=-7.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L} 2}=-10.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Conditions | min | typ | max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Output pins 1 (Binary output) | OV2, OV4 |  | 100 | 200 | ns |  |
| Transmission delay time | $\mathrm{t}_{\text {PLM }}$ | No load |  |  |  |  |
| Rise time | $\mathrm{t}_{\text {PML }}$ | From "L" level to "M" level |  | 200 | 300 | ns |
| Fall time | $\mathrm{t}_{\mathrm{TLM}}$ |  |  |  |  |  |


| Output pins 2 (Tristate output) | OV1, OV3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transmission delay time | $\begin{aligned} & \mathrm{t}_{\text {PLM }} \\ & \mathrm{t}_{\mathrm{PML}} \end{aligned}$ | No load <br> From "L" level to "M" level | 100 | 200 | ns |
| Transmission delay time | $t_{\text {PMH }}$ $t_{\text {PHM }}$ | No load <br> From "M" level to "H" level | 200 | 400 | ns |
| Rise time Fall time | $\begin{aligned} & \mathrm{t}_{\mathrm{TLM}} \\ & \mathrm{t}_{\mathrm{TML}} \end{aligned}$ |  | 200 | 300 | ns |
| Rise time Fall time | $\begin{aligned} & \mathrm{t}_{\mathrm{TMH}} \\ & \mathrm{t}_{\mathrm{THM}} \end{aligned}$ |  | 200 | 300 | ns |


| Output pin 3 (SUB output) | OSUB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transmission delay time | $\mathrm{t}_{\text {PLHH }}$ <br> $\mathrm{t}_{\text {PHHL }}$ | No load <br> From "L" level to "H" level | 100 | 200 | ns |
| Risie time Fall time | $\begin{gathered} \mathrm{t}_{\mathrm{TLHH}} \\ \mathrm{t}_{\mathrm{THHL}} \end{gathered}$ |  | 200 | 300 | ns |

- Timing Chart

1. Binary transfer pulses

2. Binary transfer pulses

3. Tristate transfer pulses

4. Tristate transfer pulses

5. SUB pulses


Application Circuit Example


Notes
*1: These diodes must have a $\mathrm{V}_{\mathrm{F}}$ of 0.7 V .
*2: These diodes must be Schottky barrier diodes (MA723).
*3: The booster circuit's electrolytic capacitors ( C 1 to C 8 ) and voltage stabilization capacitors ( C 9 and C 10 ) must have little impedance fluctuation at low temperatures.

- Package Dimensions (Unit: mm)


Note) The package of this product will be changed to lead-free type (QFP044-P-1010E). See the new package dimensions section later of this datasheet.

## Usage Notes

## External components

1. This product requires two Schottky barrier diodes.

We recommend the following components.

Schottky barrier diodes: MA723 or equivalents

| Component | Model number | Typical characteristics | Notes |
| :---: | :---: | :---: | :---: |
| Schottky barrier diodes | MA723 | $\mathrm{I}_{\mathrm{F}}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}} \leq 0.55 \mathrm{~V}$ |  |

The MN3113F will not operate properly if the components do not satisfy the above specifications.

2. Always use the specified components for peripheral circuits so as to ensure that $O V_{E E}$ and $V_{L}$ do not reverse potentials when the power is turned off.

As the above sketch illustrates, allowing $\mathrm{OV}_{\mathrm{EE}}$ to exceed $\mathrm{V}_{\mathrm{L} 1}$ and $\mathrm{V}_{\mathrm{L} 2}$ by more than 0.7 V produces the risk of applying a forward bias to the PN junction, turning on the parasitic transistor, and generating an overcurrent that produces latch-up.

If this phenomenon arises, increase the size of capacitor C8 or decrease the size of capacitor C10 to increase the $\mathrm{OV}_{\mathrm{EE}}$ time constant.
(See the sample application circuit for the locations of C8 and C10.)
3. Adjusting boost voltages with SENSE pins

The MN3113F provides the SENSE pins, SENSE1 and SENSE2, for adjusting the boost voltages ( $\mathrm{V}_{\text {OUT+ }}$ and $\mathrm{V}_{\text {OUT- }}$ ) with the following procedures.

## Adjusting the positive boosted voltage

(1) Making $\mathrm{V}_{\text {OUT+ }}<15 \mathrm{~V}$

Insert a resistor, R , between the SENSE1 pin (pin 17) and the $\mathrm{V}_{\text {OUT+ }}$ pin (pin 16). The theoretical output voltage at the $\mathrm{V}_{\text {OUT+ }}$ pin is then given by the following formula.

$$
\mathrm{V}_{\text {OUT }+^{\prime}}=\mathrm{V}_{\mathrm{CC}} \mathrm{x} \frac{50 \mathrm{k} \Omega+100 \mathrm{k} \Omega / / \mathrm{R}}{50 \mathrm{k} \Omega}
$$

(where $100 \mathrm{k} \Omega / / \mathrm{R}$ is the effective resistance of the $100 \mathrm{k} \Omega$ resistor and R connected in parallel.)
For example, if R is $50 \mathrm{k} \Omega$,

$$
\mathrm{V}_{\text {OUT }+^{\prime}}=5 \times \frac{50 \mathrm{k} \Omega+33.3 \mathrm{k} \Omega}{50 \mathrm{k} \Omega}=8.3 \mathrm{~V}
$$

(2) Making $\mathrm{V}_{\text {Out+ }}>15 \mathrm{~V}$

Insert a resistor, R, between the SENSE1 pin (pin 17) and the GND pin (pin 42).

$$
\mathrm{V}_{\text {OUT+ }}=\mathrm{V}_{\mathrm{CC}} \times \frac{50 \mathrm{k} \Omega / / \mathrm{R}+100 \mathrm{k} \Omega}{50 \mathrm{k} \Omega / / \mathrm{R}}
$$

## Adjusting the negative boosted voltage

(1) Making $\mathrm{V}_{\text {OUT- }}<-10 \mathrm{~V}$

Insert a resistor, R, between the SENSE2 pin (pin 39) and the GND pin (pin 42).

$$
\mathrm{V}_{\text {OUT-' }}=\mathrm{V}_{\mathrm{CC}} \times \frac{50 \mathrm{k} \Omega / / \mathrm{R}+50 \mathrm{k} \Omega}{50 \mathrm{k} \Omega / / \mathrm{R}}
$$

(2) Making $\mathrm{V}_{\text {Out- }}>-10 \mathrm{~V}$

Insert a resistor, R, between the SENSE2 pin (pin 39) and the $\mathrm{V}_{\text {OUT- }}$ pin (pin 40).

$$
\mathrm{V}_{\text {OUT-' }}=-\mathrm{V}_{\mathrm{CC}} \times \frac{50 \mathrm{k} \Omega+50 \mathrm{k} \Omega / / \mathrm{R}}{50 \mathrm{k} \Omega}
$$

For example, if R is $50 \mathrm{k} \Omega$,

$$
\mathrm{V}_{\text {OUT-' }}=-5 \times \frac{50 \mathrm{k} \Omega+25 \mathrm{k} \Omega}{50 \mathrm{k} \Omega}=-7.5 \mathrm{~V}
$$

Note, however, that the above formulas are mere guidelines, that the internal resistances vary between samples, and that therefore each sample will have to be adjusted.
Note also that booster circuit capacity and output load current impose limits on adjustments for boosting $\mathrm{V}_{\text {OUT+ }}$ above 15 V and $\mathrm{V}_{\text {OUT- }}$ below -10 V .
(The maximum possible adjustments are 20 V for $\mathrm{V}_{\text {OUT+ }}$ and -15 V for $\mathrm{V}_{\text {OUT- }}$.)

- New Package Dimensions (Unit: mm)
- QFP044-P-1010E (Lead-free package)

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuit examples of the products. It does not constitute the warranting of industrial property, the granting of relative rights, or the granting of any license.
(3) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(4) The products and product specifications described in this material are subject to change without notice for reasons of modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(5) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, redundant design is recommended, so that such equipment may not violate relevant laws or regulations because of the function of our products.
(6) When using products for which dry packing is required, observe the conditions (including shelf life and after-unpacking standby time) agreed upon when specification sheets are individually exchanged.
(7) No part of this material may be reprinted or reproduced by any means without written permission from our company.


## Please read the following notes before using the datasheets

A. These materials are intended as a reference to assist customers with the selection of Panasonic semiconductor products best suited to their applications.
Due to modification or other reasons, any information contained in this material, such as available product types, technical data, and so on, is subject to change without notice.
Customers are advised to contact our semiconductor sales office and obtain the latest information before starting precise technical research and/or purchasing activities.
B. Panasonic is endeavoring to continually improve the quality and reliability of these materials but there is always the possibility that further rectifications will be required in the future. Therefore, Panasonic will not assume any liability for any damages arising from any errors etc. that may appear in this material.
C. These materials are solely intended for a customer's individual use.

Therefore, without the prior written approval of Panasonic, any other use such as reproducing, selling, or distributing this material to a third party, via the Internet or in any other way, is prohibited.

