

May 2000 Revised March 2002

NC7WBD3125

TinyLogic™ UHS 2-Bit Low Power Bus Switch with Level Shifting

General Description

The NC7WBD3125 is a 2-bit ultra high-speed CMOS FET bus switch with enhanced level shifting circuitry and with TTL-compatible active LOW control inputs. The low On Resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 2-bit switch with independent bus enable $\overline{(\text{OE})}$ controls. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports. Reduced voltage drive to the gate of the FET switch permits nominal level shifting of 5V to 3V through the switch. Control inputs tolerate voltages up to 5.5V independent of V_{CC} .


Features

- Space saving US8 surface mount package
- Typical 3Ω switch resistance at 5.0V V_{CC} , $V_{IN} = 0V$
- Level shift facilitates 5V to 3.3V interfacing
- Minimal propagation delay through the switch
- Power down high impedance input/output
- Zero bounce in flow through mode
- TTL compatible active LOW control inputs
- Control inputs are overvoltage tolerant
- Bus switch replacement for x125 logic part

Ordering Code:

Order Number	Package Number	Package Code Top Mark	Package Description	Supplied As
NC7WBD3125K8X	MAB08A	WB5D	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3K Units on Tape and Reel

Logic Diagram



Pin Descriptions

Pin Name	Description			
Α	Bus A Switch I/O			
В	Bus B Switch I/O			
ŌE	Bus Enable Input			


Function Table

Bus Enable Input (OE)	Function		
L	B Connected to A		
Н	Disconnected		

H = HIGH Logic Level L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams



Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top
product code mark left to right, Pin One is the lower left pin (see diagram).

Absolute Maximum Ratings(Note 1)

DC Input Diode Current

DC V_{CC} or Ground Current

 $\begin{array}{ll} (I_{CC}/I_{GND}) & \pm 100 \text{ mA} \\ \text{Storage Temperature Range } (T_{STG}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Junction Temperature under Bias } (T_{J}) & +150^{\circ}\text{C} \end{array}$

Lead Temperature (T_L)

(Soldering, 10 Seconds) +260°C Power Dissipation (P_D) @ +85°C 250 mW

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused logic inputs must be held HIGH or LOW. They may not

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			Units	Conditions	
- Cyllibol	r drameter	(V)	Min Typ		Max	Oillita	Conditions	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA	
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.5-5.5			0.8	V		
V _{OH}	HIGH Level Output Voltage	4.5-5.5		See Figure 3		V	$V_{IN} = V_{CC}$	
I _{IN}	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I _{OFF}	Power OFF Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$	
R _{ON}	Switch On Resistance	4.5		3	7		V _{IN} = 0V, I _{IN} = 64 mA	
	(Note 4)	4.5		3	7	Ω	V _{IN} = 0V, I _{IN} = 30 mA	
		4.5		15	50		V _{IN} = 2.4V, I _{IN} = 15 mA	
Icc	Quiescent Supply Current	5.5					$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
				1.1	1.5	mA	$OE_1 = OE_2 = GND$	
					10	μΑ	$OE_1 = OE_2 = V_{CC}$	
ΔI _{CC}	Increase in I _{CC} per Input	5.5		1	2.5	mA	$V_{IN} = 3.4V$, One \overline{OE} Input only,	
	(Note 5)						Other OE = V _{CC}	

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Per TTL driven input ($V_{IN} = 3.4V$, control input only). A and B pins do not contribute to I_{CC} .

AC Electrical Characteristics


			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C,$					
Symbol	Parameter	V _{CC}	C _L = 50	pF, RU = RI	$\mathbf{D} = 500\Omega$	Units	Conditions	Figure
		(V)	Min	Тур	Max			Number
t _{PHL} ,	Propagation Delay Bus to Bus	4.5-5.5			0.25	ns	V _I = OPEN	Figures
t _{PLH}	(Note 6)							1, 2
t _{PZL} ,	Output Enable Time	4.5-5.5	1.0	3.5	5.8	ns	V _I = 7V for t _{PZL}	Figures
t _{PZH}							$V_I = 0V$ for t_{PZH}	1, 2
t _{PLZ} ,	Output Disable Time	4.5-5.5	0.8	3.0	4.8	ns	$V_I = 7V$ for t_{PLZ}	Figures
t _{PHZ}							$V_I = 0V$ for t_{PHZ}	1, 2

Note 6: This parameter is guaranteed. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). The specified limit is calculated on this basis.

Capacitance


Symbol	Symbol Parameter		Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance			pF	V _{CC} = 0V
C _{I/O} (OFF)	Port OFF Capacitance			pF	$V_{CC} = 5.0V = \overline{OE}$
C _{I/O} (ON)	Port ON Capacitance	12		pF	$V_{CC} = 5.0V, \overline{OE} = 0V$

AC Loading and Waveforms



Input driven by 50Ω source terminated in 50Ω C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit









FIGURE 2. AC Waveforms




Tape and Reel Specification TAPE FORMAT Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed K8X 250 Filled Carrier Sealed Trailer (Hub End) 75 (typ) Sealed **Empty** TAPE DIMENSIONS inches (millimeters) 4.00 - ø1.50 TYP 3.50±0.05 8.00 ^{+0.30} -0.10 -1.00±0.25 TYP **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X DETAIL X W1 W2 С W3 Tape В Size 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 8 mm (W1 + 2.00/-1.00)(1.50)(20.20)(8.40 + 1.50/-0.00)(14.40)


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com