April 2000 Revised February 2002

# NC7WZ00 TinyLogic™ UHS Dual 2-Input NAND Gate

#### **General Description**

FAIRCHILD


SEMICONDUCTOR

The NC7WZ00 is a dual 2-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic<sup>TM</sup>. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65V to 5.5V V<sub>CC</sub> operating range. The inputs and output are high impedance when V<sub>CC</sub> is 0V. Inputs tolerate voltages up to 7V independent of V<sub>CC</sub> operating voltage.

#### **Features**

- Space saving US8 surface mount package
- Ultra High Speed; t<sub>PD</sub> 2.4 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V–5.5V
- $\blacksquare$  Matches the performance of LCX when operated at 3.3V  $V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:



© 2002 Fairchild Semiconductor Corporation DS500267

www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +7V
DC Input Diode Current (IIK)	
@V <sub>IN</sub> < -0.5V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
@V <sub>OUT</sub> < -0.5V	–50 mA
DC Output Current (I <sub>OUT</sub> )	$\pm$ 50 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	$\pm$ 100 mA
Storage Temperature (T <sub>STG</sub> )	$-65^\circ C$ to $+150^\circ C$
Junction Temperature under Bias (T $_{\rm J}$ )	150°C
Junction Lead Temperature (TL);	
(Soldering, 10 seconds)	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	250 mW

### Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V <sub>CC</sub> )	1.65V to 5.5V
Supply Voltage Data Retention ( $V_{CC}$ )	1.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}$ @ 1.65V $\pm$ 0.15V, 2.5V $\pm$ 0.2V	0 ns/V to 20 ns/V
$V_{CC} @ 3.3V \pm 0.3V$	0 ns/V to 10 ns/V
$V_{CC} @ 5.0V \pm 0.5V$	0 ns/V to 5 ns/V
Thermal Resistance ( $\theta_{JA}$ )	250°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^\circ C \text{ to } +85^\circ C$		Units	Conditions		
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V <sub>IH</sub>	HIGH Level Input Voltage	1.65-1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3-5.5	0.70 V <sub>CC</sub>			$0.70 \ V_{CC}$		v		
V <sub>IL</sub>	LOW Level Input Voltage	1.65-1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3-5.5			0.30 V <sub>CC</sub>		0.30 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2		V	V V -V	I <sub>OH</sub> = -100 μA
		3.0	2.9	3.0		2.9		v	VIN = VIL	$I_{OH} = -100 \mu A$
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.69				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1		$V_{IN} = V_{IH}$ $I_{OL} = 10$	
		2.3		0.0	0.1		0.1	V		$I_{OL} = 100 \ \mu A$
		3.0		0.0	0.1		0.1	v		
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0-5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5\	/, GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	$V_{IN}$ or $V_{OI}$	<sub>UT</sub> = 5.5V
I <sub>CC</sub>	Quiescent Supply Current	1.65-5.5			1		10	μA	V <sub>IN</sub> = 5.5\	/, GND


Symbol	Parameter	V <sub>CC</sub>		$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ Unit		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Conditions	Fig. No		
Symbol	raiallielei	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Fig. NO.
t <sub>PLH</sub> ,	Propagation Delay	$\textbf{1.8} \pm \textbf{0.15}$	2.0	5.3	9.6	2.0	9.8			Figures 1, 3	
t <sub>PHL</sub>		$2.5\pm0.2$	1.2	3.2	5.3	1.2	5.7		$C_L = 15 \text{ pF},$		
		$3.3\pm0.3$	0.8	2.4	3.7	0.8	4.0	ns	$R_L = 1 M\Omega$		
		$5.0\pm0.5$	0.5	1.9	2.9	0.5	3.2				
t <sub>PLH,</sub>	Propagation Delay	$3.3\pm0.3$	1.2	3.0	4.6	1.2	4.9	ns	$C_{L} = 50 \text{ pF},$	Figures	
t <sub>PHL</sub>		$5.0\pm0.5$	0.8	2.4	3.6	0.8	3.9	115	$R_L = 500\Omega$	1, 3	
CIN	Input Capacitance	0		2.5				pF			
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		13				pF (Note	(Note 3)	Figure 2	
		5.0		17				рг	(NOLE 3)	Figure 2	

Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub> = ( $C_{PD}$ )(V<sub>CC</sub>)( $f_{IN}$ ) +(I<sub>CC</sub>static).

## AC Loading and Waveforms



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz;  $t_w$  = 500 ns  $\mbox{FIGURE 1. AC Test Circuit}$ 



Input = AC Waveform;  $t_r = t_f = 1.8$  ns; PRR = 10 MHz; Duty Cycle = 50% FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms


#### www.fairchildsemi.com



# Tape and Reel Specification

Tape Format									
Package	Таре	Number	Cavity	Cover Tape					
Designator	Section	Cavities	Status	Status					
	Leader (Start End)	125 (typ)	Empty	Sealed					
K8X	Carrier	3000	Filled	Sealed					
	Trailer (Hub End)	75 (typ)	Empty	Sealed					





Tape Size	A	В	С	D	N	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
0 11111	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

www.fairchildsemi.com

