

12-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER

GENERAL DESCRIPTION

The NJU6461 is a Dot Matrix LCD controller driver for 12-character 2-line with icon display in single chip.

It contains voltage converter, bleeder resistance, CR oscillator, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM, high voltage operation common and segment drivers.

The voltage tripler and bleeder resistance generates about triple voltage(8V) and bias voltage for LCD driving waveform internally from single power supply (3V). Consequently, high-contrast display can be performed though the simple power supply circuits.

The microprocessor interface circuits which operate by 1MHz, can be selected serial, 4 or 8bit bus.

The character generator consists of 9,600 bits ROM and 32×5 bits RAM.

The NJU6461 has two versions regarding the oscillation circuits, version A incorporates C and R, and version B incorporates only C.

The 18-common (16 for character, 2 for icon) and 60segment drivers are operated up to 13.5V drives 12-character 2-line with 60 icons LCD display.

FEATURES

- 12-character 2-line Dot Matrix LCD Controller Driver
- Maximum 60 icon Display (Using COMMK1 and COMMK2)
- Serial, 4 or 8 Bit parallel Direct Interface with Microprocessor
- Display Data RAM 24 x 8 bits : Maximum 12-character 2-line Display
- Character Generator ROW 9,600 bits : 240 Characters for 5 x 7 Dots
- Character Generator RAM 32 x 5 bits : 4 Patterns(5 x 7 Dots)
- High Voltage LCD Driver : 18-common / 60-segment
- Maximum Display Character Number (1/18 Duty):

Device	Display Character	Position of COMMK	Oscillation Circuits	Duty of COMMK
NJU6461AX			Internal C and R (Osc Freq. =80kHz)	2/18
NJU6461BX	12-Character 2-Line	Upper Side	External R and internal C	2/18
NJU6461CX	+ Max.60 Icon Disp.	or Lower Side	Internal C and R (Osc Freq. =80kHz)	1/18
NJU6461DX]		External R and internal C	1/18

* When other Oscillation Frequency is required, please use version B and fix the Ext. R Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont,

- Display Blink, Cursor Shift, Character Shift
- Power On Initialization / Hardware Reset
- Voltage converter and Bleeder Resistance On-chip
- Oscillation Circuit On-chip
- Low Power Consumption
- Operating Voltage --- 2.4 to 3.6 V (Except LCD Driving Voltage)
- Package Outline ---- Bumped Chip / TCP
- C-MOS Technology

New Japan Radio Co., Ltd.


PACKAGE OUTLINE



NJU6461XCH

PAD LOCATION

3



3-382

CHIP SIZE 9.92mm x 2.00mm

PAD COORDINATES

.

		X ()	
PAD No	PAD NAME	$X = (\mu m)$	$Y = (\mu m)$
		-4645	- 830
2	DUMMYB ₂	-4525	- 830
3		-4405	- 830
4	DUMMYB4	-4285	- 830
5		-4165	- 830
6		-4045	- 830
7		-3925	- 830
8		-3805	- 830
9		-3685	- 830
10	DUMMYB ₁₀	-3565	- 830
11	DUMMYB1 1	-3445	- 830
12	Vss	-3125	- 830
13	DB7/CS	-2805	- 830
14	DB_6/SIO	-2485	- 830
15	DB₅	-2165	- 830
16	DB ₄	-1845	- 830
17	DB₃	-1525	- 830
18	DB ₂	-1205	- 830
19	DB 1	- 885	- 830
20	DBo	- 565	- 830
21	E/SCL	- 245	- 830
22	R/W	75	- 830
23	RS	395	- 830
24	P/S	715	- 830
25	RESET	1035	- 830
26	OSC ₂	1355	- 830
27	OSC 1	1675	- 830
28	VDD	1995	- 830
29	Vci	2315	- 830
30	C1 ⁺	2635	- 830
31	C1 ⁻	2955	- 830
32	C2+	3275	- 830
33	C2-	3595	- 830
34	VSOUT	3915	- 830
35	Vss	4235	- 830
36	V 5	4555	- 830
37	DUMMYA24	4620	840
38	DUMMYA23	4500	840
39	DUMMYA ₂₂	4380	840
40	DUMMYA ₂₁	4260	840
41	DUMMYA ₂₀	4140	840
42	DUMMYA ₁₉	4020	840
43	DUMMYA ₁₈	3900	840
44	COMMK 1	3780	840
45	COM 1	3700	840
46		3620	840
47	COM ₃	3540	840
48	COM ₄	3460	840
49		3380	840
<u> </u>		3300	840
		5000	040

(CHIP CENTER X=0 μ m, Y=0 μ m)PAD NAMEX= (μ m)Y= (μ m)51COM-7322084052COM-8314084053SEG1290084054SEG2282084055SEG4266084057SEG5258084058SEG6258084059SEG7242084060SEG6228084061SEG5226084062SEG10218084063SEG10218084064SEG12202084065SEG16178084066SEG11178084067SEG16178084068SEG117162084070SEG20138084071SEG20138084072SEG20138084074SEG20138084075SEG20138084076SEG2058084077SEG2058084078SEG2058084079SEG2058084080SEG3058084081SEG3058084084SEG3058084085SEG3058084086SEG3058084087SEG3058084088SEG30			THE SIZE 9.9																																																																																																																																																																																
51 COM_7 3220 840 52 COM_8 3140 840 53 SEG_1 2900 840 55 SEG_2 2820 840 55 SEG_3 2740 840 56 SEG_4 2660 840 57 SEG_6 2580 840 58 SEG_7 2420 840 60 SEG_9 2260 840 61 SEG_9 2260 840 63 $SEG_{1,0}$ 2180 840 64 $SEG_{1,2}$ 2020 840 65 $SEG_{1,3}$ 1940 840 66 $SEG_{1,4}$ 1860 840 67 $SEG_{2,6}$ 1780 840 68 $SEG_{1,6}$ 1780 840 70 $SEG_{2,7}$ 1620 840 71 $SEG_{2,9}$ 1380 840																																																																																																																																																																																			
52 COM_{\oplus} 3140 840 53 SEG ₁ 2900 840 54 SEG ₂ 2820 840 55 SEG ₃ 2740 840 56 SEG ₄ 2660 840 57 SEG ₅ 2580 840 58 SEG ₆ 2500 840 60 SEG ₇ 2420 840 61 SEG ₉ 2340 840 62 SEG ₁ 2100 840 63 SEG ₁ 2100 840 64 SEG ₁ 2020 840 66 SEG ₁ 1780 840 67 SEG ₁ 1860 840 67 SEG ₁ 1700 840 68 SEG ₁ 1620 840 70 SEG ₁ 1300 840 71 SEG ₂ 1220 840 73 SEG ₂ 1220 840 75 <td></td> <td></td> <td>the second s</td> <td></td>			the second s																																																																																																																																																																																
53 SEG1 2900 840 54 SEG2 2820 840 55 SEG3 2740 840 56 SEG4 2660 840 57 SEG5 2580 840 58 SEG6 2500 840 60 SEG2 2260 840 61 SEG2 2260 840 62 SEG10 2180 840 63 SEG12 2020 840 64 SEG12 2020 840 65 SEG13 1940 840 66 SEG14 1860 840 67 SEG15 1780 840 68 SEG15 1780 840 70 SEG12 1220 840 71 SEG20 1380 840 73 SEG21 1300 840 74 SEG22 1220 840 75 SEG23																																																																																																																																																																																			
54 SEG2 2820 840 55 SEG3 2740 840 56 SEG4 2660 840 57 SEG5 2580 840 58 SEG7 2420 840 60 SEG5 2580 840 61 SEG5 2260 840 62 SEG10 2180 840 63 SEG11 2100 840 64 SEG12 2020 840 65 SEG13 1940 840 66 SEG14 1860 840 67 SEG16 1780 840 68 SEG14 1860 840 70 SEG16 1700 840 71 SEG24 1220 840 73 SEG24 1220 840 74 SEG25 1140 840 75 SEG23 1140 840 76 SEG24																																																																																																																																																																																			
55 SEG ₃ 2740 840 56 SEG ₄ 2660 840 57 SEG ₅ 2580 840 58 SEG ₆ 2500 840 60 SEG ₈ 2340 840 61 SEG ₉ 2420 840 62 SEG ₁₀ 2180 840 63 SEG ₁₁ 2100 840 64 SEG ₁₁₂ 2020 840 65 SEG ₁₁₃ 1940 840 66 SEG ₁₁₄ 1860 840 67 SEG ₁₁₅ 1780 840 68 SEG ₁₁₇ 1620 840 70 SEG ₁₂₉ 1460 840 71 SEG ₂₀ 1380 840 73 SEG ₂₁ 1300 840 74 SEG ₂₂ 1220 840 75 SEG ₂₂ 1220 840 76 SEG ₂₂ 980 840																																																																																																																																																																																			
56 SEG. 260 840 57 SEG. 2580 840 58 SEG. 2500 840 59 SEG. 2420 840 60 SEG. 2260 840 61 SEG. 2260 840 62 SEG. 2180 840 63 SEG. 2100 840 64 SEG. 2020 840 65 SEG. 2020 840 66 SEG. 2020 840 66 SEG. 2020 840 66 SEG. 2020 840 66 SEG. 170 840 66 SEG. 170 840 70 SEG. 1380 840 71 SEG. 1380 840 72 SEG. 980 840 74 SEG. 9																																																																																																																																																																																			
57 SEG_62580840 58 SEG_72420840 59 SEG_72420840 60 SEG_82340840 61 SEG_92260840 62 SEG_102180840 63 SEG_112100840 64 SEG_122020840 65 SEG_131940840 66 SEG_141860840 67 SEG_151780840 68 SEG_141860840 70 SEG_191460840 71 SEG_201380840 72 SEG_201380840 73 SEG_211300840 74 SEG_231140840 76 SEG_241060840 77 SEG_26980840 78 SEG_26900840 83 SEG_26660840 83 SEG_36140840 84 SEG_26660840 83 SEG_36340840 84 SEG_36180840 84 SEG_36180840 84 SEG_36180840 84 SEG_36180840 84 SEG_36180840 84 SEG_36180840 85 SEG_36180840 86 SEG_36180840 86 SEG_36180840 86																																																																																																																																																																																			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			and the second sec																																																																																																																																																																																
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
60 SEG ₈ 2340 840 61 SEG ₉ 2260 840 62 SEG ₁₀ 2180 840 63 SEG ₁₁ 2100 840 63 SEG ₁₁ 2100 840 64 SEG ₁₂ 2020 840 65 SEG ₁₃ 1940 840 66 SEG ₁₄ 1860 840 67 SEG ₁₆ 1780 840 68 SEG ₁₇ 1620 840 70 SEG ₁₉ 1460 840 71 SEG ₂₀ 1380 840 73 SEG ₂₁ 1300 840 74 SEG ₂₂ 1220 840 75 SEG ₂₄ 1060 840 76 SEG ₂₄ 900 840 78 SEG ₂₇ 820 840 81 SEG ₂₉ 660 840 82 SEG ₃₀ 580 840																																																																																																																																																																																			
61 SEG ₉ 2260 840 62 SEG ₁₀ 2180 840 63 SEG ₁₁ 2100 840 64 SEG ₁₂ 2020 840 65 SEG ₁₃ 1940 840 66 SEG ₁₄ 1860 840 67 SEG ₁₆ 1780 840 68 SEG ₁₇ 1620 840 69 SEG ₁₇ 1620 840 70 SEG ₁₈ 1540 840 71 SEG ₂₀ 1380 840 72 SEG ₂₀ 1380 840 73 SEG ₂₁ 1300 840 75 SEG ₂₃ 1140 840 76 SEG ₂₄ 1060 840 77 SEG ₂₅ 980 840 78 SEG ₂₆ 900 840 78 SEG ₂₆ 900 840 80 SEG ₂₆ 900																																																																																																																																																																																			
62 SEG 1 $_{0}$ 2180 840 63 SEG 1 $_{1}$ 2100 840 64 SEG 1 $_{2}$ 2020 840 65 SEG 1 $_{3}$ 1940 840 66 SEG 1 $_{4}$ 1860 840 67 SEG 1 $_{6}$ 1780 840 68 SEG 1 $_{6}$ 1700 840 69 SEG 1 $_{9}$ 1620 840 70 SEG 1 $_{9}$ 1460 840 71 SEG 2 $_{2}$ 1220 840 72 SEG 2 $_{2}$ 1220 840 73 SEG 2 $_{2}$ 1220 840 74 SEG 2 $_{2}$ 1220 840 75 SEG 2 $_{6}$ 980 840 76 SEG 2 $_{6}$ 980 840 77 SEG 2 $_{7}$ 820 840 80 SEG 2 $_{7}$ 820 840 81 SEG 2 $_{9}$ 660 840 82																																																																																																																																																																																			
63 SEG 1 2100 840 64 SEG 1 2020 840 65 SEG 1 1940 840 66 SEG 1 1860 840 67 SEG 1 1780 840 68 SEG 1 1780 840 69 SEG 1 1620 840 70 SEG 2 1540 840 71 SEG 2 1380 840 72 SEG 2 1220 840 73 SEG 2 1220 840 74 SEG 2 1220 840 75 SEG 2 1220 840 76 SEG 2 980 840 78 SEG 2 980 840 78 SEG 2 920 840 80 SEG 2 7 820 840 81 SEG 2 920 840 83 SEG 3 340 840 84																																																																																																																																																																																			
64 SEG _{1 2} 2020 840 65 SEG _{1 3} 1940 840 66 SEG _{1 4} 1860 840 67 SEG _{1 6} 1780 840 68 SEG _{1 7} 1620 840 69 SEG _{1 7} 1620 840 70 SEG _{1 8} 1540 840 71 SEG _{2 0} 1380 840 72 SEG _{2 1} 1300 840 73 SEG _{2 2} 1220 840 74 SEG _{2 3} 1140 840 76 SEG _{2 4} 1060 840 77 SEG _{2 6} 980 840 78 SEG _{2 6} 900 840 79 SEG _{2 7} 820 840 80 SEG _{2 9} 660 840 81 SEG _{2 9} 660 840 82 SEG _{3 1} 500 840 83 SEG _{3 1}																																																																																																																																																																																			
65SEG131940840 66 SEG141860840 67 SEG161780840 68 SEG161700840 69 SEG171620840 70 SEG191460840 71 SEG201380840 72 SEG201380840 73 SEG211300840 74 SEG221220840 75 SEG231140840 76 SEG26980840 77 SEG26980840 78 SEG26900840 79 SEG26900840 80 SEG26900840 81 SEG26900840 82 SEG30580840 83 SEG31500840 84 SEG32420840 85 SEG33340840 86 SEG34260840 87 SEG36180840 88 SEG36100840 89 SEG3720840 90 SEG36-60840 91 SEG36-700840 92 SEG40-220840 93 SEG41-300840 94 SEG36-620840 95 SEG45-620840 96 SEG46-700840 99 SEG47-780840																																																																																																																																																																																			
66SEG 1 41860840 67 SEG 1 61780840 68 SEG 1 71620840 69 SEG 1 71620840 70 SEG 1 91460840 71 SEG 2 01380840 72 SEG 2 01380840 73 SEG 2 11300840 74 SEG 2 21220840 75 SEG 2 31140840 76 SEG 2 41060840 77 SEG 2 6980840 78 SEG 2 6900840 79 SEG 2 7820840 80 SEG 2 8740840 81 SEG 2 9660840 82 SEG 3 0580840 83 SEG 3 1500840 84 SEG 3 3340840 84 SEG 3 4260840 85 SEG 3 3340840 86 SEG 3 4260840 87 SEG 3 6180840 89 SEG 3 720840 90 SEG 3 6- 60840 91 SEG 3 6- 60840 92 SEG 4 1- 300840 93 SEG 4 2- 380840 94 SEG 4 2- 380840 95 SEG 4 3- 460840 96 SEG 4 6- 700840 99 SEG 4 7- 780840																																																																																																																																																																																			
67SEG _{1.6} 1780840 68 SEG _{1.6} 1700840 69 SEG _{1.7} 1620840 70 SEG _{1.8} 1540840 71 SEG _{2.0} 1380840 72 SEG _{2.0} 1380840 73 SEG _{2.1} 1300840 74 SEG _{2.2} 1220840 75 SEG _{2.3} 1140840 76 SEG _{2.4} 1060840 77 SEG _{2.6} 980840 78 SEG _{2.6} 900840 79 SEG _{2.7} 820840 80 SEG _{2.8} 740840 81 SEG _{2.9} 660840 82 SEG _{3.1} 500840 83 SEG _{3.1} 500840 84 SEG _{3.2} 420840 85 SEG _{3.3} 340840 86 SEG _{3.4} 260840 87 SEG _{3.6} 180840 88 SEG _{3.6} 100840 89 SEG _{3.7} 20840 90 SEG _{3.6} -60840 91 SEG _{3.9} -140840 92 SEG _{4.1} -300840 93 SEG _{4.1} -300840 94 SEG _{4.2} -380840 95 SEG _{4.4} -540840 96 SEG _{4.4} -540840 97 SEG _{4.5} -620840 98 SEG _{4.6} -700840 <tr <="" td=""><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>71SEG191460840$72$SEG201380840$73$SEG211300840$74$SEG221220840$75$SEG231140840$76$SEG241060840$77$SEG25980840$78$SEG26900840$79$SEG27820840$80$SEG28740840$81$SEG29660840$82$SEG30580840$83$SEG31500840$84$SEG32420840$84$SEG32420840$85$SEG36100840$86$SEG34260840$87$SEG36180840$89$SEG3720840$90$SEG38- 60840$91$SEG39- 140840$92$SEG40- 220840$93$SEG41- 300840$94$SEG42- 380840$95$SEG43- 460840$96$SEG45- 620840$97$SEG45- 620840$98$SEG46- 700840$99$SEG47- 780840</td><td></td><td></td><td></td><td></td></tr> <tr><td>72SEG201380840$73$SEG211300840$74$SEG221220840$75$SEG231140840$76$SEG241060840$77$SEG25980840$78$SEG26900840$79$SEG27820840$80$SEG28740840$81$SEG29660840$82$SEG30580840$83$SEG31500840$84$SEG32420840$85$SEG33340840$86$SEG34260840$87$SEG36180840$89$SEG3720840$90$SEG39-140840$91$SEG39-140840$92$SEG40-220840$93$SEG41-300840$94$SEG42-380840$95$SEG45-620840$97$SEG46-700840$98$SEG46-700840$99$SEG46-700840$99$SEG46-700840$99$SEG46-700840$99$SEG47-780840</td><td></td><td></td><td></td><td></td></tr> <tr><td>73SEG21130084074SEG22122084075SEG23114084076SEG24106084077SEG2598084078SEG2690084079SEG2782084080SEG2874084081SEG2966084082SEG3058084083SEG3150084084SEG3242084085SEG3334084086SEG3426084087SEG3610084089SEG372084090SEG39- 14084091SEG39- 14084092SEG40- 22084093SEG41- 30084094SEG42- 38084095SEG46- 62084097SEG46- 70084098SEG46- 70084099SEG47- 780840</td><td></td><td></td><td></td><td></td></tr> <tr><td>74SEG22122084075SEG23114084076SEG24106084077SEG2598084078SEG2690084079SEG2782084080SEG2874084081SEG2966084082SEG3058084083SEG3150084084SEG3242084085SEG3334084086SEG3426084087SEG3610084089SEG372084090SEG39- 14084091SEG39- 14084092SEG40- 22084093SEG41- 30084094SEG42- 38084095SEG46- 70084096SEG46- 70084097SEG46- 70084098SEG46- 70084099SEG47- 780840</td><td></td><td></td><td></td><td></td></tr> <tr><td>75SEG231140840$76$SEG241060840$77$SEG25980840$77$SEG26900840$78$SEG26900840$79$SEG27820840$80$SEG28740840$81$SEG29660840$82$SEG30580840$83$SEG31500840$84$SEG32420840$85$SEG33340840$86$SEG34260840$87$SEG36100840$89$SEG36100840$90$SEG3720840$91$SEG39$-140$840$92$SEG40$-220$840$93$SEG41$-300$840$94$SEG42$-380$840$95$SEG43$-460$840$97$SEG46$-700$840$98$SEG46$-700$840$99$SEG47$-780$840</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td>SEG_{3 1}</td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td></td><td></td><td></td><td></td></tr> <tr><td>$\begin{array}{ c c c c c c }\hline\hline 96 & SEG_{44} & -540 & 840 \\\hline\hline 97 & SEG_{45} & -620 & 840 \\\hline\hline 98 & SEG_{46} & -700 & 840 \\\hline\hline 99 & SEG_{47} & -780 & 840 \\\hline\hline \end{array}$</td><td></td><td></td><td></td><td></td></tr> <tr><td>97 SEG₄₅ - 620 840 98 SEG₄₆ - 700 840 99 SEG₄₇ - 780 840</td><td></td><td></td><td></td><td></td></tr> <tr><td>98 SEG₄₆ - 700 840 99 SEG₄₇ - 780 840</td><td></td><td></td><td></td><td></td></tr> <tr><td>99 SEG_{4 7} – 780 840</td><td></td><td></td><td></td><td></td></tr> <tr><td></td><td></td><td></td><td></td><td>840</td></tr> <tr><td>100 SEG₄₈ – 860 840</td><td></td><td></td><td>· · · · · · · · · · · · · · · · · · ·</td><td></td></tr> <tr><td></td><td>100</td><td>SEG₄₈</td><td>- 860</td><td>840</td></tr>					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					71SEG191460840 72 SEG201380840 73 SEG211300840 74 SEG221220840 75 SEG231140840 76 SEG241060840 77 SEG25980840 78 SEG26900840 79 SEG27820840 80 SEG28740840 81 SEG29660840 82 SEG30580840 83 SEG31500840 84 SEG32420840 84 SEG32420840 85 SEG36100840 86 SEG34260840 87 SEG36180840 89 SEG3720840 90 SEG38- 60840 91 SEG39- 140840 92 SEG40- 220840 93 SEG41- 300840 94 SEG42- 380840 95 SEG43- 460840 96 SEG45- 620840 97 SEG45- 620840 98 SEG46- 700840 99 SEG47- 780840					72SEG201380840 73 SEG211300840 74 SEG221220840 75 SEG231140840 76 SEG241060840 77 SEG25980840 78 SEG26900840 79 SEG27820840 80 SEG28740840 81 SEG29660840 82 SEG30580840 83 SEG31500840 84 SEG32420840 85 SEG33340840 86 SEG34260840 87 SEG36180840 89 SEG3720840 90 SEG39-140840 91 SEG39-140840 92 SEG40-220840 93 SEG41-300840 94 SEG42-380840 95 SEG45-620840 97 SEG46-700840 98 SEG46-700840 99 SEG46-700840 99 SEG46-700840 99 SEG46-700840 99 SEG47-780840					73SEG21130084074SEG22122084075SEG23114084076SEG24106084077SEG2598084078SEG2690084079SEG2782084080SEG2874084081SEG2966084082SEG3058084083SEG3150084084SEG3242084085SEG3334084086SEG3426084087SEG3610084089SEG372084090SEG39- 14084091SEG39- 14084092SEG40- 22084093SEG41- 30084094SEG42- 38084095SEG46- 62084097SEG46- 70084098SEG46- 70084099SEG47- 780840					74SEG22122084075SEG23114084076SEG24106084077SEG2598084078SEG2690084079SEG2782084080SEG2874084081SEG2966084082SEG3058084083SEG3150084084SEG3242084085SEG3334084086SEG3426084087SEG3610084089SEG372084090SEG39- 14084091SEG39- 14084092SEG40- 22084093SEG41- 30084094SEG42- 38084095SEG46- 70084096SEG46- 70084097SEG46- 70084098SEG46- 70084099SEG47- 780840					75SEG231140840 76 SEG241060840 77 SEG25980840 77 SEG26900840 78 SEG26900840 79 SEG27820840 80 SEG28740840 81 SEG29660840 82 SEG30580840 83 SEG31500840 84 SEG32420840 85 SEG33340840 86 SEG34260840 87 SEG36100840 89 SEG36100840 90 SEG3720840 91 SEG39 -140 840 92 SEG40 -220 840 93 SEG41 -300 840 94 SEG42 -380 840 95 SEG43 -460 840 97 SEG46 -700 840 98 SEG46 -700 840 99 SEG47 -780 840					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					$\begin{array}{c c c c c c c c c c c c c c c c c c c $		SEG _{3 1}			$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{c c c c c c c c c c c c c c c c c c c $					$\begin{array}{ c c c c c c }\hline\hline 96 & SEG_{44} & -540 & 840 \\\hline\hline 97 & SEG_{45} & -620 & 840 \\\hline\hline 98 & SEG_{46} & -700 & 840 \\\hline\hline 99 & SEG_{47} & -780 & 840 \\\hline\hline \end{array}$					97 SEG ₄₅ - 620 840 98 SEG ₄₆ - 700 840 99 SEG ₄₇ - 780 840					98 SEG ₄₆ - 700 840 99 SEG ₄₇ - 780 840					99 SEG _{4 7} – 780 840									840	100 SEG ₄₈ – 860 840			· · · · · · · · · · · · · · · · · · ·			100	SEG ₄₈	- 860	840
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
71SEG191460840 72 SEG201380840 73 SEG211300840 74 SEG221220840 75 SEG231140840 76 SEG241060840 77 SEG25980840 78 SEG26900840 79 SEG27820840 80 SEG28740840 81 SEG29660840 82 SEG30580840 83 SEG31500840 84 SEG32420840 84 SEG32420840 85 SEG36100840 86 SEG34260840 87 SEG36180840 89 SEG3720840 90 SEG38- 60840 91 SEG39- 140840 92 SEG40- 220840 93 SEG41- 300840 94 SEG42- 380840 95 SEG43- 460840 96 SEG45- 620840 97 SEG45- 620840 98 SEG46- 700840 99 SEG47- 780840																																																																																																																																																																																			
72SEG201380840 73 SEG211300840 74 SEG221220840 75 SEG231140840 76 SEG241060840 77 SEG25980840 78 SEG26900840 79 SEG27820840 80 SEG28740840 81 SEG29660840 82 SEG30580840 83 SEG31500840 84 SEG32420840 85 SEG33340840 86 SEG34260840 87 SEG36180840 89 SEG3720840 90 SEG39-140840 91 SEG39-140840 92 SEG40-220840 93 SEG41-300840 94 SEG42-380840 95 SEG45-620840 97 SEG46-700840 98 SEG46-700840 99 SEG46-700840 99 SEG46-700840 99 SEG46-700840 99 SEG47-780840																																																																																																																																																																																			
73SEG21130084074SEG22122084075SEG23114084076SEG24106084077SEG2598084078SEG2690084079SEG2782084080SEG2874084081SEG2966084082SEG3058084083SEG3150084084SEG3242084085SEG3334084086SEG3426084087SEG3610084089SEG372084090SEG39- 14084091SEG39- 14084092SEG40- 22084093SEG41- 30084094SEG42- 38084095SEG46- 62084097SEG46- 70084098SEG46- 70084099SEG47- 780840																																																																																																																																																																																			
74SEG22122084075SEG23114084076SEG24106084077SEG2598084078SEG2690084079SEG2782084080SEG2874084081SEG2966084082SEG3058084083SEG3150084084SEG3242084085SEG3334084086SEG3426084087SEG3610084089SEG372084090SEG39- 14084091SEG39- 14084092SEG40- 22084093SEG41- 30084094SEG42- 38084095SEG46- 70084096SEG46- 70084097SEG46- 70084098SEG46- 70084099SEG47- 780840																																																																																																																																																																																			
75SEG231140840 76 SEG241060840 77 SEG25980840 77 SEG26900840 78 SEG26900840 79 SEG27820840 80 SEG28740840 81 SEG29660840 82 SEG30580840 83 SEG31500840 84 SEG32420840 85 SEG33340840 86 SEG34260840 87 SEG36100840 89 SEG36100840 90 SEG3720840 91 SEG39 -140 840 92 SEG40 -220 840 93 SEG41 -300 840 94 SEG42 -380 840 95 SEG43 -460 840 97 SEG46 -700 840 98 SEG46 -700 840 99 SEG47 -780 840																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$																																																																																																																																																																																			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$																																																																																																																																																																																			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		SEG _{3 1}																																																																																																																																																																																	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$																																																																																																																																																																																			
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																																																																																																																																																																																			
$\begin{array}{ c c c c c c }\hline\hline 96 & SEG_{44} & -540 & 840 \\\hline\hline 97 & SEG_{45} & -620 & 840 \\\hline\hline 98 & SEG_{46} & -700 & 840 \\\hline\hline 99 & SEG_{47} & -780 & 840 \\\hline\hline \end{array}$																																																																																																																																																																																			
97 SEG ₄₅ - 620 840 98 SEG ₄₆ - 700 840 99 SEG ₄₇ - 780 840																																																																																																																																																																																			
98 SEG ₄₆ - 700 840 99 SEG ₄₇ - 780 840																																																																																																																																																																																			
99 SEG _{4 7} – 780 840																																																																																																																																																																																			
				840																																																																																																																																																																															
100 SEG ₄₈ – 860 840			· · · · · · · · · · · · · · · · · · ·																																																																																																																																																																																
	100	SEG ₄₈	- 860	840																																																																																																																																																																															


3

PAD No	PAD NAME	X=(μm)	$Y = (\mu m)$
101	SEG ₄₉	- 940	840
102	SEG ₅₀	-1020	840
103	SEG _{6 1}	-1100	840
104	SEG ₅₂	-1180	840
105	SEG ₅₃	-1260	840
106	SEG ₅₄	-1340	840
107	SEG 5 5	-1420	840
108	SEG ₅₆	-1500	840
109	SEG _{5 7}	-1580	840
110	SEG _{5 B}	-1660	840
111	SEG ₅₉	-1740	840
112	SEG ₆₀	-1820	840
113	COMMK ₂	-1980	840
114	COM ₁₆	-2060	840
115	COM 15	-2140	840
116	COM ₁₄	-2220	840
117	COM 1 3	-2300	840
118	COM ₁₂	-2380	840
119	COM 1 1	-2460	840
120	COM10	-2540	840
121	COM9	-2620	840
122	DUMMYA17	-2740	840
123	DUMMYA 1 6	-2860	840
124	DUMMYA15	-2980	840
125	DUMMYA 1 4	-3100	840
126	DUMMYA13	-3220	840
127	DUMMYA12	-3340	840
128	DUMMYA 1 1	-3460	840
129	DUMMYA ₁₀	-3580	840
130		-3700	840
131		-3820	840
132	DUMMYA7	-3940	840
133		-4060	840
134		-4180	840
135	DUMMYA4	-4300	840
136	DUMMYA 3	-4420	840
137	DUMMYA ₂	-4540	840
138		-4660	840
Alignment	A1	-4770	-830
Alignment	A2	4755	-830
Alignment	B1	4745	840
Alignment	B2	-4785	840

3-384-

BLOCK DIAGRAM

JRC



JRC

NJU6461

TERMINAL DESCRIPTION

I TENMINAL D			1 1 1 1 1 1 1 1
PAD NO.	SYMBOL	1/0	FUNCTION
28	VDD		Power Source (+3V)
12	Vss		Power Source (OV)
36	٧ ₅		LCD Driving Voltage Output An alignment pattern is placed beside this terminal.
27 26	OSC1 OSC2	1	Version A -Oscillation Frequency Adjust Terminals. Normally Open For external clock operation, the clock should be input on OSC1. Version B -Connect the External Resistance.
24	P/S	1	Parallel or serial Interface select input Terminal. "O" : Serial Interface, "1" : Parallel Interface
23	RS	. 1	Register selection signal input Terminal. (Pull-up) "O" : Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1" : Data Register (Writing/Reading)
22	R/W	Ι.	Read/Write selection signal input Terminal.(Pull-up) "O" : Write , "1" : Read
21	E	Ι	Read/Write activation signal input in Parallel input mode.
21	SCL		Shift Clock Input in Serial input mode.
13	DB7	. 1/0	3-state Data Bus for Upper bit to transfer the data between MPU and NJU6461 in Parallel operation mode. DB7 is also used for the Busy Flag reading in Parallel op. mode.
	CS	<u> </u>	Chip select signal input in Serial operation mode.
14	DB6	1/0	3-state Data Bus for Upper bit to transfer the data between MPU and NJU6461 in Parallel operation mode.
	\$10	1/0	Serial data 1/0 in Serial operation mode.
15 16	DB₅ DB₄	1/0	3-state Data Bus for Upper bit to transfer the data between MPU and NJU6461 in Parallel operation mode. When the Serial operation mode, these terminal should be open.
17~20	DB₃≁DB₀	1/0	3-state Data Bus for Lower bit to transfer the data between MPU and NJU6461 in Parallel operation mode. These bus are not used in the Serial and 4-bit operation (open).
45~52 121~114	COM 1~COM 8 COM 9~COM16	0	LCD Common Driving Signal output terminals.
44 113	COMMK1 Commk2	0	Icon Common Driving Signal output terminals.
53~112	SEG 1~SEG60	0	LCD Segment Driving Signal output terminals.
30,31 32,33	C_1^+, C_1^- C_2^+, C_2^-	1/0	Step up Capacitor Connecting Terminals. Connect the step up capacitor between C_1^+ and C_1^- , C_2^+ and C_2^- respectively.
29	V _{ci}		Input Terminal for Voltage converter. (Normally Vei = VDD)
34	V _{50UT}	0	Step up voltage Output Terminal.
25	RESET	1	Reset Terminal. When the "L" level input over then 1.2ms to this terminal, the system will be reset(fosc=80kHz)
2~11	DUMMYB ₂ ~		
407 400	DUMMYB11		DUMMY Terminals.
137~122 43~38	DUMMYA2~ DUMMYA23		These terminals are electrically open.
1 120	DUMMYB 1		DUMMY Terminals.
138 37	DUMMYA1 DummyA24		These terminals are electrically open and an alignment pattern is placed beside each terminal.
<u> </u>	DUMMINA24	L	113 Pravey Deside Eavil Lerminian.

FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6461 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Cursor Shift", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading. These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

RS	R/₩	Selected Register	Operation
0	0	ID	Write
0	1	IR	Read busy flag(DB ₇) and address counter(DB ₀ \sim DB ₆)
1	0	סס	Write (Register(DR) to DD RAM or CG RAM)
1	1	DR	Read (DD RAM or CG RAM to Register(DR))

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB7 when RS="0" and R/W="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "O".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_6 \sim DB_0$ when RS="0" and R/W="1" as shown in Table 1.

(1-4) Display Data RAM (DD RAM)

The display data RAM (DD RAM) consists of 24 x 8 bits stores up to 24-character display data represented in 8-bit code.

The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.

	←Hi gł	ner ord	ler bit		Lower	ordei	• bit→	(Exam	ple)	DD RAM	addres	s " O	8 "		
AC	AC ₆	AC ₅	AC₄	AC₃	AC ₂	AC ₁	ACo	0	0	0	1	0	0	0	
	← He	exadeci	imal →	⊷	Hexade	ecimal	→	<u>←</u>	0				8	>	•

The relation between DD RAM address and display position on the LCD is shown below.

	_				COM	₁ ~	COM	8					
	1	2	. 3	4	5	6	7	8	9	10	11	12	← Display Position
1st Line	00	01	02	03	04	05	06	07	08	09	0A	OB	
2nd Line	40	41	42	43	44	45	46	47	48	49	4A	4B	← DD RAM Address (Hexadecimal)
	L											5	
$COM_9 \sim COM_{16}$													

Note : In the 2 lines display mode, the 1st and 2nd line address are defined as $(00)_{\rm H}$ to $(0B)_{\rm H}$ and $(40)_{\rm H}$ to $(4B)_{\rm H}$. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

	1	2	3	4	5	6	7	8	9	10	11	12
(00)←	01	02	03	04	05	06	07	08	09	0A	0B	00
(40)←	41	.42	43	44	45	46	47	48	49	4A	4 B	40

(Right Shift Display)

1	2	3	4	5	6	7	8	9	10	11	12	
OB	00	01	02	03	04	05	06	.07	08	09	0A	→(0B)
4B	40	41	42	43	44	45	46	47	48	49	4A	→(4B)

(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern.

The correspondence between character code and standard character pattern of NJU6461 is shown in Table 2-1.

User-defined character patterns (Custom Font) are also available by mask option.

\square	·		Upper 4-bit (Hexadecimal)														
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	CG RAM (01)					! '	••	:::·				•••••		···.		;
	1	(02)		:	1				·:::						÷;		
	2	(03)		::					 .							:	<u>.</u>
	3	(04)					:	:		·	:::	!	÷.		÷	:	::::
	4	(01)	::						· !	·	::	••		ŀ	1	.	:::
^	5	(02)		**.• •**			!		••			::					
Lower 4-bit (Hexadecimal	6	(03)					•.•		::					••••		;	
t (Hex	7	(04)		:				•		:							
#er 4-bi	8	(01)						···	:::	֥			•	·····			
[o]	9	(02)		·		.:.		1	·!			::::				•• :	·i
	A	(03)	:	::	:: ::												::::
	В	(04)	:		:			÷:			::::		Ţ.			::	
	С	(01)	:	:							÷					:::-	I
	D	(02)		•••••	•••••			14						••••			
	E	(03)	·::.	::			••••	i"						•••••	•••		
	F	(04)					•••••	::	÷			• : :	·	~			

Table 2-1. CG ROM Character Pattern (ROM version -02)

-New Japan Radio Co.,Ltd.-

5





(1-6) Character Generator RAM (CG RAM)

The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern and icon data. The CG RAM can store 4 kind of character in 5 x 7 dots mode or 2 kind of character in 5 x 7 dots mode and icon data.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{\rm H}$ - $(03)_{H}$ should be written to the DD RAM as shown in Table 2-1.

Table 3. show the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern(5 x 7 dots).

0000**11	1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		* : Don't Care
				-
		$\begin{smallmatrix} 0 & 0 & 0 \\ 0 & 0 & 1 \end{smallmatrix}$		
0000**01	0 1	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 0 1 1 1 0 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Character Pattern Example(2) ←Cursor Position
0000**00	0 0	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 0 1 1 1 0 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Character Pattern Example(1) ←Cursor Position
$\begin{array}{cccc} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \overleftarrow{\leftarrow} & & & & \overleftarrow{}}}} \\ Upper & Lower \\ bit & bit \end{array}$	<	$\begin{array}{c} 2 \ 1 \ 0 \\ - \rightarrow \\ \text{Lower} \\ \text{bit} \end{array}$	$\begin{array}{c} 4 3 2 1 0 \\ \leftarrow - & - \rightarrow \\ \text{Upper Lower} \\ \text{bit bit} \end{array}$	
Character Code (DD RAM Data)	CG RAM Ad	dress	Character Pattern (CG RAM Data)	

Notes : 1. Character code bit 0, 1 correspond to the CG RAM address 3, 4(2bits:4 patterns). 2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor

position regardless of cursor existence. 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are

shown above.

4. CG RAM character patterns are selected when character code bits 4 to 7 are all "O" and it is addressed by character code bits 0 and 1. Therefore, the address (00)_H, (04)_H, (08)_H and (0C)_H select the same character pattern as shown in Table

2-1. 5. "1" for CG RAM data corresponds to display On and "0" to display Off. 6. CG RAM address (14)_H to (1F)_H are using for both of character pattern memory and icon data memory.




(1-7) Icon Display Function

The NJU6461 can display not only 5 x 7 bits character pattern but also maximum 60 icons. The icon can display by writing bit "1" to each data bit 0 to 4 in the address $(14)_{\text{H}} \sim (1F)_{\text{H}}$ of CG RAM.

The fixed character display code is not affected except CG RAM writing and display ON/OFF instruction.

The relation between CG RAM address and icon display position on the LCD is fixed even if the display shift is executed. The relation is shown below:



NOTE) The $1F_4$ corresponds bit 4 of $(1F)_H$ in CG RAM.

< CG RAM vs. SEG terminal

fo	r icon d	isplay >
CG RAM	data	SEG
address	43210	terminal
14	00110	56~60
15	11100	51~55
16		$46 \sim 50$
17		41~45
18		36~40
19		31~35
1A		26~30
1B		21~25
1C	00100	16~20
1D	00000	11~15
1E	00100	6~10
1F	00000	1~5

Maximum Character Number and Icon Display Number in CG RAM

Icon Disp. Number	Max. Chara Number	Note
No Use	4 Chara.	The CG RAM can store 4 kind of Character
40 Icons	3 Chara.	$(03)_{\rm H},(07)_{\rm H},(0B)_{\rm H}$ and $(0F)_{\rm H}$ can not use for Character Memory.
60 Icons	2 Chara.	$(02)_{\text{H}}, (03)_{\text{H}}, (06)_{\text{H}}, (07)_{\text{H}}, (0A)_{\text{H}}, (0B)_{\text{H}}, (0E)_{\text{H}}$ and $(0F)_{\text{H}}$ can not use for Character Memory.

NOTE) When the icon display function using, the system should be initialized by the software initialization because of the CG RAM does not initialize except the software initialization.



(1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-9) LCD Driver

LCD driver consist of 18-common driver and 60-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 60 bits of character pattern data are shifted in the shift-register and latched when the 60 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(08)_{\scriptscriptstyle \rm H}$, a cursor position is shown as follows:

	AC6	AC5	AC₄	AC₃	AC ₂	ACı	ACo						4. 4 .00
(AC)	0	0	0	1	0	0	0						
	1	2	3	4	5	6	7	8	9	10	11	12	← Display position
	00	01	02	03	04	05	06	07	08	09	0A	OB	DD RAM address ← (Hexadecimal)
	40	41	42	43	44	45	46	47		49	4A	4B	
		<u></u>							-'0	urso	r po	siti	on

(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




(2) Power on Initialization by internal circuits

(2-1) Initialization By Internal Reset Circuits

The NJU6461 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 2.4V.

Initialization flow is shown below:

. .




NOTE If the condition of power supply rise time described in the Elec- trical Characteristics is not sa- tisfied, the internal Power On Initialization Circuits will not operated and initialization will not performed. In this case the initialization w MBU cofference or provided
In this case the initialization by MPU software is required.

5




(2-2) Initialization By Hardware

The NJU6461 incorporates $\overline{\text{RESET}}$ terminal to initialize the all system. When the "L" level input over than 1.2ms to the $\overline{\text{RESET}}$ terminal, reset sequence is executed. In this time, busy signal output during 10ms after $\overline{\text{RESET}}$ terminal goes to "H".



•Timing Chart



(3) Instructions

The NJU6461 incorporates two registers, an Instruction Register (IR) and a Data Register(DR). These two registers store control information temporarily to allow interface between NJU6461 and MPU or peripheral ICs operating different cycles. The operation of NJU6461 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB₀ to DB₇).

Table 4. shows each instruction and its operating time.

Note 1) The execution time mentioned in Table 4. based on fcp or fosc=80kHz. If the oscillation frequency is changed, the execution time is also changed.

I NSTRUCT I ONS	RS	R/W	DR-) DR.	0 DBc	DB J	DB ₂	DBa	DR.	DBo	DESCRIPTION	EXEC
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "O" code is using for maker testing.	11012
Clear Display	0	0	0	0	0	0	0	0	0	- 1	Display clear and sets DD RAM address 0 in AC.	1.63ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	125us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. 1/D=1:Increment, 1/D=0:Decrement S=1:Accompanies display shift	125us
Display On/Off Control	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	125us
Cursor or Display Shift	0	. 0	0	0	0	•	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	175us
Function Set	0	0	0	0	1	DL	1	*	*	*	Sets interface data length(DL). DL=1 : 8 bits , DL=0 : 4 bits Note: DB3 must be input "1".	125us
Set CG RAM Address	0	0	0	1	*	-		Aca	-	->	Sets CG RAM address. After this instruction, the data is trans- ferred to/from CG RAM.	125us
Set DD RAM Address	0	0	1	~			Add				Sets DD RAM address. After this instruction, the data is trans- ferred to/from DD RAM.	125us
Read Busy Flag & Address	0	1 1	BF BF	·			ACD	D ACc		-→ →	Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	0us
Write Data to	1	0	-	W	rite	Dat	a (D	D RA	M) -	-→	Writes data into DD or CG RAMs.	125us
CG & DD RAM	1	0	*	*	*	· ←	Wri (C	te D G RA	ata M)	→		
Read Data from	1	1	+		Read	Dat	a (D	d Ra	M) -	- 	Reads data from DD or CG RAMs.	175us
CG or DD RAM	1	1	*	*	*	+	Re (C	ad D G RA	ata M)	→		
Explanation of Abbreviation	DD Acg AC	RAM : C : Ad	: Di G RA dres	spla M ad s co	y da dres unte	ta R s , r us	AM , Add ed f	CG : DD or b	RAM RAM oth	: Chai l addre of DD	racter generator RAM ess, Corresponds to cursor address and CG RAMs	

Table 4. Table of Instructions

* Don't care

5



(3-1) Description of each instructions

(a) Maker Testing

	RS	R/₩	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	0	0	0

All "O" code in 4-bit length is using for device testing mode (only for maker). Therefore, please avoid all "O" input or no meaning Enable signal input at data "O". (Especially please pay attention the output condition of Enable signal when the power turns on.)

(b) Clear Display

•	RS	R/W	DB7	DB6	DB₅	DB₄	DB₃	DB2	DB1	DBo	
Code	0	0	0	0	0	0	0	0	0	1	

Clear display instruction is executed when the code "1" is written into DBo.

When this instruction is executed, the space code $(20)_{\rm H}$ is written into every DD RAM address, the DD RAM address $(00)_{\rm H}$ is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the 1st-line in the LCD.

The S of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

	RS	R/₩	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo	
Code	0	0	0	0	0	0	0	0	1	*	<pre>* = Don't care</pre>

Return home instruction is executed when the code "1" is written into DB1. When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD, (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

New Japan Radio Co., Ltd.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R∕₩	DB7	DB6	DBs	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	1	I/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (I/D) and (S) are written into $DB_1(I/D)$ and $DB_0(S)$, as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

1/D			F	u	n	c	t	i	0	n	
1	Address increment: Th	ie i	ado	dres	is (of	the	DD	RA	M or C	G RAM increment (+1) when
	the read/write, and th	ie i	cui	rsor	' 01	r t	blin	< m	ove	to th	e right.
0	Address decrement: Th	ie i	ado	lres	s (of	the	DD	RA	M or C	G RAM decrement (-1) when
	the read/write, and th	ie i	cui	'sor	' 01	r k	blin	< m	ove	to th	e left.

S	Function
1	Entire display shift. The shift direction is determined by I/D.: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

(e) Display On/Off Control

	RS	R/W	DB7	DB6	DB₅	DB₄	DB₃	DB2	DB1	DB_{o}	_
Code	0	0	0	0	0	0	1	D	C	В	


Display On/Off control instruction which controls the whole display On/Off, the cursor On/ Off and the cursor position character blink, is executed when the code "1" is written into DB₃ and the codes of (D), (C) and (B) are written into DB₂(D), DB₁(C) and DB₀(B), as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.

C .			Func	t i o n	
1	Cursor On. T	he cursor	is display	ed by 5 dots o	n the 8th line.
0	Cursor Off. E	ven if the	e display d	ata write, the	I/D etc does not change.


В	Function
1	The cursor position character is blinking. Blinking rate is 540ms at fosc=80kHz for 12-character 2-line. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.

-New Japan Radio Co.,Ltd.



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example

(f) Cursor/Display Shift

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB_2	DB1	$DB_{\rm o}$	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 12th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data are shifted repeatedly, each line moves only horizontally.

The 2nd line display does not shift into the 1st line.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L) as shown below.

S/C	R/L	Function
0	0	Shifts the cursor position to the left ((AC) is decremented by 1)
0	1	Shifts the cursor position to the right ((AC) is incremented by 1)
1	0	Shifts the entire display to the left and the cursor follows it.
1	1	Shifts the entire display to the right and the cursor follows it.

(g) Function Set


	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo	
Code	0	0	0	0	1	DL	1	*	*	*	* = Don't care

Function set instruction which sets the interface data length is executed, when the code "1" is written into DB_3 , DB_5 and the code of (DL) is written into $DB_4(DL)$, as shown below. Note that the DB_3 is must be "1" always.

In the serial interface operation mode, the DL is no meaning.

DL	Function
1	Set the interface data length of 8-bit (using from DB_7 to $\text{DB}_0)$ in the parallel operation mode only.
0	Set the interface data length of 4-bit (using from DB7 to DB4) in the parallel operation mode only. The data must be sent or received twice in this mode.

(h) Set CG RAM Address



Set CG RAM address set instruction is executed when the code "1" is written into DB_6 and the address is written into DB_4 to DB_0 as shown above.

The address data mentioned by binary code " AAAAA " is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/W	DB7	DB6	DB₅	DB₄	DB₃	DB2	DB1	DBo	_
Code	0	0	1	A	A	A	A	A	A	A	
	<u> </u>			←Hig	her or	der bi	t	Lowe	r orde	r bit→	•

Set DD RAM address instruction is executed when the code "1" is written into DB_7 and the address is written into DB_6 to DB_0 as shown above.

The address data mentioned by binary code " AAAAAAA " is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the DD RAM.

Note : The <code>FAAAAAAAA</code> is (00)_H to (0B)_H for the 1st line and (40)_H to (4B)_H for the 2nd line.

(j) Read Busy Flag & Address

	RS	R/W	DB7	DB 6	DB₅	DB4	D₿₃	DB2	DB1	DBo	
Code	0	1	BF	A	A	A	A	A	A	A	
I				←Hig	her or	der bi	t	Lowe	r orde	r bit-	*

This instruction reads out the internal status of the NJU6461. When this instruction is executed, the busy flag (BF) stored in DB_7 and the address of the CG RAM or DD RAM stored in DB_6 to DB_0 are read out.

The (BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.

(k) Write Data to CG RAM or DD RAM


•Write Data to DD RAM

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	DB2	DB1	DBo	_
Code	1	0	D	D	D	D	D	D	D	D	
			←Hig	her or	der bi	t ·		Lowe	r orde	r bit→	•

Write Data to DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDDD" are written into the DD RAM. The selection of the DD RAM is determined by the previous instruction (DD RAM must be selected before). After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

•Write Data to CG RAM



Write Data to CG RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDD" are written into the CG RAM. The selection of the CG RAM is determined by the previous instruction (CG RAM must be selected before). After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.



(1) Read Data from CG RAM or DD RAM


• Read Data from DD RAM

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo	
Code	1	1	D	D	D	D	D	D	D	D	
			←Hig	her or	der bi	t .		Lowe	r orde	r bit→	

Read Data from DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD " are read out from the DD RAM.

• Read Data from CG RAM



Read Data from CG RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDD" are read out from the CG RAM.

The CG RAM or DD RAM is determined by previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter(AC) is automatically incremented or decremented by 1 after write instruction to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.



(3-2) Initialization using the internal reset circuits

(a) 8-bit operation (Using internal reset circuits).

The Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6461 can store up to 24 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation.

Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.


Power On				·							lnitialized. No display appears.
ł	RS	R/W	DB7	DB6	DB5	D₿₄	DB₃	DB2	DB1	DBo	
Function Set	0	0	0	0	1	1	1	*	*	*	Set the 8-bit operation.
t i					-						Turns on display and cur-
Disp.On/Off Cont	0	0	0	0	0	0	1	1	1	0	Turns on display and cur- sor. Entire display is in space mode set by the initialization.
											initialization.
• Entry Mode Set	0	0	0	0	0	0	0	1	1	0	Example for set address increment and cursor right shift when the data
ţ											right shift when the data write to the DD RAM or CG RAM.
Write data to the and set the Instru	DD/C uctio	G RAM n									

JRC

(b) 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DB_0 to DB_3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB_7 to DB_4 , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.





(3-3) Initialization by instruction


If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6461 must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface length.

Power On		lnitialized. No display appears.
↓		
Wait more than 15ms after V _{DD} rises to	³ 2.4V	
ţ	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Function Set
Function Set	0 0 0 0 1 1 1 * * *	(8-bit interface length)
†		
Wait more than 4.1	ns	
ţ	$RS R/W DB_7 DB_6 DB_5 DB_4 DB_3 DB_2 DB_1 DB_0$	Function Set
Function Set	0 0 0 0 1 1 1 * * *	(8-bit interface length)
+		
Wait more than 250	JS	
ţ	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Function Set (8-bit interface length)
Function Set	0 0 0 0 1 1 1 * * *	
		Busy Flag(BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag(BF) check or longer waiting time than each instruction execution time is required.
	RS R/W DB ₇ DB ₆ DB ₅ DB ₄ DB ₃ DB ₂ DB ₁ DB ₀ 0 0 0 1 1 1 1 $*$ $*$ $*$	Set the 8-bit operation.
Function Set		Set the o-bit operation.
Display Off		
+	RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	·
Display Clear		
+	RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Example for set address
Entry Mode Set	0 0 0 0 0 0 0 1 1 0	increment and cursor right shift when the
•		data write to the DD RAM or CG RAM.
Write data to the and set the Instru		

JRC

(b) Initialization by Instruction in 4-bit interface length




5

(4) LCD DISPLAY

(4-1) Power Supply for LCD Driving

NJU6461 incorporate voltage tripler to generate LCD driving high voltage and bleeder resistance. The voltage tripler generate about triple voltage from the V_{ci} input voltage (V_{LCD}= 7.8V typ at lout=100uA and V_{ci}=3V) and bleeder resistance generate each LCD driving voltage. The bleeder resistance is set 1/5 bias suitable for 1/18 duty ratio and 1.0M Ω per resistance.

Furthermore, the bleeder resistance output the LCD Driving bias level through the voltage follower OP-AMP to get a enough display characteristics with low power consumption.




Note) The circuit value (resistors and transistor) should be designed, using the actual LCD panel.

(4-2) Relation between oscillation frequency and LCD frame frequency.

As the NJU6461 incorporate oscillation capacitor and resistance for CR oscillation, 80kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 80kHz oscillation. (1 clock = 12.5us)

1/18 duty



New Japan Radio Co.,Ltd.-----

(5) Interface with MPU


NJU6461 can be interfaced with both of 4/8-bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.


(5-1) 4-bit MPU interface

When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB_4 to DB_7 at 8-bit length) and lower 4-bit (the data DB_0 to DB_3 at 8-bit length).

The busy flag check must be executed after two-time 4bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.





(5-3) Serial interface


Serial interface circuit is activated when the P/S terminal is set to "L" level then the chip select terminal (CS) goes to "L" level. The data input/output is MSB first like as the order of DB_7 , $DB_6 \cdots DB_0$.

The input data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The shift register converted to parallel data at the CS rise edge input. In case of entering over than 8-bit data, valid data is last 8-bit data.

The output data is exited from the shift register synchronized at the fall edge of the serial clock SCL.

The time chart for the serial interface is shown below.

Note: The level ("L" or "H") of RS and R/W terminals should be set before CS terminal goes to "L" level.



ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	۷
Input Voltage	VIN	$-0.3 \sim V_{DD}+0.3$	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	ĉ

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) Decoupling capacitor should be connected between Vci and Vss due to the stabilized operation for the Voltage Tripler (Doubler).

Note 3) All voltage values are specified as V_{ss} = OV

Note 4) The relation : V_{DD}≥V_{ci}>V_{SS} , V_{DD}>V_{SS}≥V_{50UT} , V_{SS}=0V must be maintained. Turn on V_{DD} and V_{ci} at same time or turn on V_{DD} first then turn on V_{ci} must be required. If the turn on sequence does not meet above conditions, latch up will occur.


ELECTRICAL CHARACTERISTICS

($V_{\text{DD}}\text{=}3V\pm20\%$, Ta=-20 \sim +75°C)

PARAM	ETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT	NOTE
Operating Voltage		Vdd		2.4	3.0	3.6	V	
Input Volta				0.8V _{DD}		V _{DD} 0.2V _{DD}	۷	5
Output Volt	age	Voh Vol	<u>-loн=0.205mA</u> lol=1.6mA	2.0		0.5	۷	6
Driver On-r	esist.(COM)	Rсом	\pm la=50uA (All com term.)			20	kΩ	9
Driver On-r	esist.(SEG)	Rseg	±la=50uA (All seg term.)		30		N.32	_
Input Leaka	ge Current	LI	$V_{IN}=0 \sim V_{DD}$	- 1		1	uA	7
Pull-up Resist Current		- P	Vpp=3V, RS,R/W,RESET,DB Terminals	10	25	50	uA	
Operating C	urrent	DD	V _{DD} =3V, f _{osc} =Internal freq		95	150	uA	8
Voltage Converter	Output Voltage	Vup	V _{ci} =3V, I _{ou⊤} =100uA, Ta=25°C	- 4.6	- 4.8		۷	
(Tripler)	Input Voltage	Vci		2.6		VDD	V.	
	Conversion Efficiency	Vef	R₁=∞	95.0	99.9		%	
Bleeder res	istance	RB	V _{DD} -V ₅ =3V		5.0		MΩ	
Oscillation		fosc	V _{DD} =3V, Ta=25℃	56	80	104	kHz	
LCD Driving Voltage		VLCD	V _{50UT} Terminal, V _{DD} =3V	V _{⊅⊅} 3.0		V _{DD} - 13.5	۷	10
Output Curr	ent	5	$V_{DD}=V_{ci}=3V$			100	uA	




Note 5) Input/Output structure except LCD driver are shown below:



- Note 6) Apply to the Output and Input/Output Terminal.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except input/output current but including the current flow on bleeder resistance. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

Operating Current Measurement Circuit




Note 9) R_{COM} and R_{SEG} are the resistance values between power supply terminals(V_{DD}, V_{SOUT} or V₁, V₂, V₃, V₄) and each common terminal(COM₁ to COM₁₆ / COMMK1, COMMK2) and supply voltage (V_{DD}, V_{SOUT} or V₁, V₂, V₃, V₄) and each segment terminal (SEG₁ to SEG₆₀) respectively, and measured when the current I_d is flown on every common and segment terminals at a same time.



Note 10) Apply to the output voltage from each COM and SEG are less than ±0.15V against the LCD driving constant voltage (V_DD, V_SOUT) at no load condition.

Voltage Tripler Measurement Circuit

Voltage Doubler Measurement Circuit



Voltage Tripler/Doubler Operation Clock Frequency = 10kHz

> Bleeder Resistance and Buffer Amplifire

• Bus timing characteristics (V_{DD} = 3.0V \pm 20%, V_{SS} = 0V, Ta = -20 ~ +75°C)

Write operation (Write from MPU to NJU6461)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		tcyce	1			us
Enable Pulse Width "High" level		Pweh	400			
Enable Rise Time, Fall Time		ter, tef	t in se	20		
Set up Time	RS, R/W, E	tas	40		fig.1	ns
Address Hold Time		tан	20			19
Data Set up Time		tosw	70			
Data Hold Time		tн	40			

Timing Characteristics (Write operation)




fig. 1

Read operation (Read from NJU6461 to MPU)

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	tcyce	1			us
Enable Pulse Width "High" lev	/el Pwen	700			
Enable Rise Time, Fall Time	ter, tef		20		
Set up Time RS, R/W, R	t _{AS}	40		fig.2	ns
Address Hold Time	t _{AH}	20			
Data Delay Time	t _{DDw} .		700		
Data Hold Time	tDDH	40			

Load Condition of DB_0 to DB_7 : CL=100pF

Timing Characteristics (Read operation)




fig. 2

<u>م</u>

į

• Serial Interface Sequence

		(V _{DD} :	=2.4~3.6	V,Vss=0V,1	a=-20~+75℃))
PAR	AMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock	Cycle Time	teyce	1			μs
Serial Clock	"High" level	tsch	300			ns
Width	"LOW" level	tscl	700			ns
Serial Clock	rise and fall Time	tscr,tscf		20		ns
Chip Select P	ulse Width	PWcs	500			ns
Chip Select Setup Time		tcsu	200			ns
Chip Select Hold Time		tсн	200		fig.3	ns
Chip Select rise and fall Time		tcsR,tcsF		20	118-3	ns
Setup Time	RS, R/W - CS	tas	300			ns
Address Hold Time		t _{АН}	200			ns
Serial Input Data Setup Time		tsisu	200			ns
Serial Input Data Hold Time		tsin	200			ns
Serial Output Data Delay Time		tsop		700		ns
Serial Output	Data Hold Time	tsoн	200			ns

Serial Interface





fig. 3

• The Input Condition when using the Hardware Reset Circuit




PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Reset Input "L" Level Width	t _{RSL}	fosc =80kHz	1.2	-	ms

• Power Supply Condition when using the internal initialization circuit(Ta = -20 \sim +75°C)

PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Power Supply Rise Time	trDD		0.1	5	
Power Supply OFF Time	toff		1		ms

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)




 t_{OFF} specifies the power off time in a short period off or cyclical on/off.



LCD DRIVING WAVE FORM

1/18 Duty Driving




5




APPLICATION CIRCUITS (1)

• 12-character 2-line with Icon Display Example



Note: One segment line can apply only one lcon Display. Please don't use same segment line for both of upper and lower lcon display.

APPLICATION CIRCUITS (2)




8 bit MPU interface example (Using the NJU6461A)

5



APPLICATION CIRCUITS (3)




8 bit MPU interface example (Using the NJU64618)



5

APPLICATION CIRCUITS (4)



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.