

**MDLM139A-X REV 0B1**

Original Creation Date: 07/14/95

Last Update Date: 03/27/98

Last Major Revision Date: 07/14/95

**LOWER POWER LOW OFFSET VOLTAGE QUAD COMPARATOR**
**General Description**

The LM139A consists of four independent precision voltage comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139A was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic- where the low power drain of the LM139A is a distinct advantage over standard comparators.

**Industry Part Number**

LM139A

**NS Part Numbers**

LM139AE-SMD \*  
LM139AJ-SMD \*\*  
LM139AW-SMD \*\*\*  
LM139AWG-SMD \*\*\*\*

**Prime Die**

LM139

**Controlling Document**

See Features Page

**Processing**

MIL-STD-883, Method 5004

**Quality Conformance Inspection**

MIL-STD-883, Method 5005

Subgrp	Description	Temp ( °C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

**Features**

- Wide supply voltage range  
LM139A series, 2 Vdc to 28 Vdc
- Very low supply current drain (0.8 mA) - independent of supply voltage.
- Low input biasing current 25 nA
- Low input offset current  $\pm 5$  nA
- and offset voltage  $\pm 1$  mV
- Input common-mode voltage range includes ground.
- Differential input voltage range equal to the power supply voltage.
- Low output saturation voltage. 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems.
- SMD : 5962-87739012A\*, 01CA\*\*, 01DA\*\*\*, 01XA\*\*\*\*

**(Absolute Maximum Ratings)**

(Note 1)

Supply Voltage, V+	36 Vdc or $\pm 18$ Vdc
Differential Input Voltage (Note 5)	36 Vdc
Input Voltage	-0.3 Vdc to +36 Vdc
Input Current (Vin < -0.3 Vdc) (Note 6)	50mA
Power Dissipation (Note 2, 3)	
LCC	1250mW
CERDIP	1200mW
CERPACK	680mW
SOIC	680mW
Sink Current (approx.)	20mA
Output Short Circuit to GND (Note 4)	Continuous
Storage Temperature Range	-65 C to +150 C
Maximum Junction Temperature	150 C
Lead Temperature (Soldering, 10 seconds)	300 C
Operating Temperature Range	-55 C to +125 C
Thermal Resistance	
ThetaJA	
LCC (Still Air)	100 C/W
LCC (500LF/Min Air flow)	73 C/W
CERDIP (Still Air)	103 C/W
CERDIP (500LF/Min Air flow)	65 C/W
CERPACK (Still Air)	183 C/W
CERPACK (500LF/Min Air flow)	120 C/W
SOIC (Still Air)	183 C/W
SOIC (500LF/Min Air flow)	120 C/W
ThetaJC	
LCC	28 C/W
CERDIP	23 C/W
CERPACK	23 C/W
SOIC	23 C/W
ESD Tolerance (Note 7)	600V

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{jmax}$  (maximum junction temperature),  $\Theta_{JA}$  (package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{dmax} = (T_{jmax} - T_A)/\Theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: The low bias dissipation and the ON-OFF characteristics of the outputs keeps the chip dissipation very small ( $P_d \leq 100mW$ ), provided the output transistors are allowed to saturate.
- Note 4: Short circuits from the output to  $V_+$  can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20mA independent of the magnitude of  $V_+$ .
- Note 5: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 Vdc (or 0.3 Vdc below the magnitude of the negative power supply, if used) (at 25 C).
- Note 6: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the  $V_+$  voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 Vdc (at 25 C).
- Note 7: Human body model, 1.5K Ohms in series with 100pF.

## Recommended Operating Conditions

Supply Voltage

5Vdc to 30Vdc

Ambient Operating Temperature Range

-55 C to +125 C

## Electrical Characteristics

### DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC:  $V_+ = 5V$ ,  $V_{cm} = 0V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
I <sub>cc</sub>	Supply Current	$V_+ = 30V$ , $R_l = \text{Infinity}$				3	mA	1, 2, 3
		$R_l = \text{Infinity}$				3	mA	1, 2, 3
I <sub>ce</sub>	Output Leakage Current	$V_+ = 30V$ , $V_{in(-)} = 0V$ , $V_{in(+)} \geq 1V$ , $V_o = 30V$				0.5	uA	1
		$V_+ = 30V$ , $V_{in(-)} = 0V$ , $V_{in(+)} \geq 1V$ , $V_o = 30V$				1	uA	2, 3
V <sub>sat</sub>	Saturation Voltage	$I_{sink} \leq 4mA$ , $V_{in(-)} = 1V$ , $V_{in(+)} = 0V$				400	mV	1
		$I_{sink} \leq 4mA$ , $V_{in(-)} = 1V$ , $V_{in(+)} = 0V$				700	mV	2, 3
I <sub>sink</sub>	Output Sink Current	$V_o \geq 1.5V$ , $V_{in(-)} = 1V$ , $V_{in(+)} = 0V$			6		mA	1
V <sub>io</sub>	Input Offset Voltage	$R_s = 0 \text{ Ohm}$			-2	2	mV	1
					-4	4	mV	2, 3
		$V_+ = 30V$ , $R_s = 0 \text{ Ohm}$			-2	2	mV	1
					-4	4	mV	2, 3
		$V_+ = 30V$ , $V_{cm} = 28V$ , $V_o = 1.4V$ , $R_s = 0 \text{ Ohm}$			-2	2	mV	1
					-4	4	mV	2, 3
+I <sub>ib</sub>	Input Bias Current	$V_o = 1.5V$			-100	-1	nA	1
					-300	-1	nA	2, 3
-I <sub>ib</sub>	Input Bias Current	$V_o = 1.5V$			-100	-1	nA	1
					-300	-1	nA	2, 3
I <sub>io</sub>	Input Offset Current	$V_o = 1.5V$			-25	25	nA	1
					-100	100	nA	2, 3
PSRR	Power Supply Rejection Ratio	$V_+ = 5V$ to $30V$			70		dB	1, 2, 3
CMRR	Common Mode Rejection Ratio	$V_+ = 30V$ , $V_{cm} = 0V$ to $28V$ , $R_l \geq 15K \text{ Ohms}$			70		dB	1, 2, 3
A <sub>v</sub>	Voltage Gain	$V_+ = 15V$ , $R_l \geq 15K \text{ Ohms}$ , $V_o = 1V$ to $11V$			50		V/mV	4
		$V_+ = 15V$ , $R_l \geq 15K \text{ Ohms}$ , $V_o = 1V$ to $11V$			25		V/mV	5, 6
V <sub>cm</sub>	Common Mode Voltage Range	$V_+ = 30V$	1		0	$V_+ - 2$	V	1, 2, 3
		$V_+ = 5V$	1		0	$V_+ - 2$	V	1, 2, 3

## Electrical Characteristics

### AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)

AC:  $V_+ = 5V$ , 100mV Input Step

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
tRLH	Response Time	Vod = 5mV, Rl = 5.1K Ohms				5	uS	9
tRHL	Response Time	Vod = 5mV, Rl = 5.1K Ohms				2.5	uS	9


Note 1: Parameter guaranteed by Vio tests.

## Graphics and Diagrams

GRAPHICS#	DESCRIPTION
5542HRA2	(blank)
5715HRA2	CERPACK (W), 14 LEAD (B/I CKT)
5816HRA3	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000184A	CERPACK (W), 14 LEAD (PINOUT)
P000201A	LCC (E), TYPE C, 20 TERMINAL (PINOUT)
P000238A	CERAMIC SOIC (WG), 14 LEAD (PINOUT)
P000271A	CERDIP (J), 14 LEAD (PINOUT)
W14BRN	CERPACK (W), 14 LEAD (P/P DWG)
WG14ARC	CERAMIC SOIC (WG), 14LD (P/P DWG)

See attached graphics following this page.

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
E	REVISE AND REDRAW	10005	02/10/94 DEG/



CONTROLLING DIMENSION IS INCH  
VALUES IN [ ] ARE MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED.

1. LEAD FINISH TO BE ONE OF THE FOLLOWING:

- 50 MICRONS/12.7 MICROMETERS MINIMUM GOLD PLATING OVER 50-350 MICRONS/1.27-8.89 MICROMETERS NICKEL.
- SOLDER DIP.
- SOLDER THICKNESS PER LATEST REVISION OF MIL-STD-1835.

2. CORNER PADS MAY HAVE A  $45^\circ$  X .020 IN/0.51mm MAXIMUM CHAMFER TO ACCOMPLISH THE .015 IN/0.38mm DIMENSION.



4. REFERENCE JEDEC REGISTRATION MS-004, VARIATION CB, DATED 7/90.

# MIL/AERO CONFIGURATION CONTROL

APPROVALS		DATE	NATIONAL SEMICONDUCTOR CORPORATION	
DESIGN	Design Grady	02/10/94	2000 Semiconductor Drive, Santa Clara, CA 95052-8000	
ESTG. CHK.			LEADLESS CHIP CARRIER, TYPE C, 20 TERMINAL	
ENGR. CHK.				
APPROVAL				
PROJECTION		SCALE	SIZE	REV
		N/A	C	MKT-E20A
		DO NOT SCALE DRAWING		E
				SHEET 1 of 1




R E V I S I O N S				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
H	REVISE PER CURRENT STD; REDRAW	10001	09/15/93	TL/



CONTROLLING DIMENSION: INCH


NOTES: UNLESS OTHERWISE SPECIFIED

1. LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
2. JEDEC REGISTRATION MO-036, VARIATION AB, DATED 04/1981.




MIL/AERO  
CONFIGURATION CONTROL  
MIL-M-38510  
CONFIGURATION CONTROL

APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION		
DRAWN <b>LEQUANG</b>	09/15/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090		
DFTG. CHK.				
ENGR. CHK.				
APPROVAL				
PROJECTION 		SCALE N/A	SIZE B	DRAWING NUMBER MKT-J14A
		DO NOT SCALE	DRAWING	SHEET 1 OF 1
		CERDIP (J) , 14 LEAD,		REV H




LM139AW, LM139W  
 14 - LEAD CERPACK  
 CONNECTION DIAGRAM  
 TOP VIEW  
 P000184A



LM139AE, LM139E  
 20 - LEAD LCC  
 CONNECTION DIAGRAM  
 TOP VIEW  
 P000201A



National Semiconductor™  
 MIL/AEROSPACE OPERATIONS  
 2900 SEMICONDUCTOR DRIVE  
 SANTA CLARA, CA 95050




# LM139AWG, LM139WG 14 - LEAD CERAMIC SOIC CONNECTION DIAGRAM

TOP VIEW  
P000238A



National Semiconductor™  
MIL/AEROSPACE OPERATIONS  
2900 SEMICONDUCTOR DRIVE  
SANTA CLARA, CA 95050




LM139AJ, LM139J  
14 - LEAD DIP  
CONNECTION DIAGRAM  
TOP VIEW  
P000271A



REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
A	RELEASE TO DOCUMENT CONTROL	11375	02/29/1996
B	LD PITCH TOL WAS $\pm .005$ ; CHANGE LD RADIUS TO REF DIM; REMOVE THE OTHER R .006 $\pm .002$ ; DIM .040 $\pm .003$ WAS .037 $\pm .003$	11442	04/19/1996
C	R .015 [0.38] WAS R .006 [0.15]	11839	10/08/1997

BY/APP'D	DATE	MS/KH
	02/29/1996	MS/KH
	04/19/1996	MS/KH
	10/08/1997	TL/



NOTES: UNLESS OTHERWISE SPECIFIED

- LEAD FINISH: SOLDER DIPPED WITH Sn60 OR Sn63 SOLDER CONFORMING TO MIL-PRF-38535 TO A MINIMUM THICKNESS OF 200 MICRONS/5.08 MICROMETERS. SOLDER MAY BE APPLIED OVER LEAD BASIS METAL OR Sn PLATE. MAXIMUM LIMIT MAY BE INCREASED BY .003 IN/ 0.08mm AFTER LEAD FINISH APPLIED.
- LEAD 1 IDENTIFICATION SHALL BE:
  - A NOTCH OR OTHER MARK WITHIN THIS AREA
  - A TAB ON LEAD 1, EITHER SIDE
- NO JEDEC REGISTRATION AS OF FEBRUARY 1996.

CONTROLLING DIMENSION IS INCH  
VALUES IN | | ARE MILLIMETERS

MIL-PRF-38535  
CONFIGURATION CONTROL

APPROVALS	DATE	BY/APP'D
DESIGN MARTY SUCHY	02/29/96	
DATE CHK.		
ENTER CHK.		
PROJECTION		
SCALE	SIZE	DRAWING NUMBER
N/A	C	(SC) MKT-WG14A
DO NOT SCALE	DRAWING	SHEET 1 of 1

**National Semiconductor**  
2000 Semiconductor Dr., Santa Clara, CA 95052-8000

**CERPACK,  
14 LEAD,  
GULL WING**

**Revision History**

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0000441	03/27/98	Barbara Lopez	Changed: MDLM139A-X Rev. 0AL to MDLM139A-X Rev. 0A0. Changed NSID to reflect SMD part number.
0B1	M0002749	03/27/98	Barbara Lopez	Update MDS: MDLM39A-X Rev. 0A0 to MDLM139A-X Rev. 0B1. Added WG package. Updated subgroups for Av parameter from: (1, 2 and 3) to (4, 5 and 6), to meet SMD. Added Graphics for Burn-In and Pinout.