Power MOSFET 60 Amps, 24 Volts

N-Channel DPAK

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low Ciss to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	24	Vdc
Gate-to-Source Voltage - Continuous	V_{GS}	±20	Vdc
Thermal Resistance - Junction-to-Case Total Power Dissipation @ T _A = 25°C Drain Current	R _{θJC} P _D	2.6 48	°C/W W
Continuous @ T_A = 25°C, Chip Continuous @ T_A = 25°C, Limited by Package Continuous @ T_A = 25°C, Limited by Wires	I _D I _D I _D	60 50 32	A A A
Thermal Resistance Junction-to-Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C	R _{θJA} P _D I _D	80 1.56 9.3	C/W W A
Thermal Resistance Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C	R _{θJA} P _D I _D	120 1.04 7.6	°C/W W A
Operating and Storage Temperature	T _J , and T _{stg}	- 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting T_J = 25°C (V_{DD} = 50 Vdc, V_{GS} = 10.0 Vdc, I_L = 11 Apk, L = 1.0 mH, R_G = 25 Ω)	E _{AS}	60	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T_L	260	°C

- 1. When surface mounted to an FR4 board using the minimum recommended pad size.

 2. When surface mounted to an FR4 board using 0.5 sq. in. drain pad size.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
24 V	8.0 mΩ @ 4.5 V	60 A


N-Channel




CASE 369C DPAK (Surface Mount) STYLE 2

CASE 369D DPAK (Straight Lead)

MARKING DIAGRAM **& PIN ASSIGNMENTS**





= Year WW = Work Week 60N02R = Device Code

ORDERING INFORMATION

Device	Package	Shipping
NTD60N02R	DPAK	75 Units/Rail
NTD60N02RT4	DPAK	2500 Tape & Reel
NTD60N02R-1	DPAK Straight Lead	75 Units/Rail

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS		Symbol				
Drain-to-Source Breakdown Volta ($V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc}$) Temperature Coefficient (Positive)	V _{(BR)DSS}	24	27.5 25.5		Vdc mV/°C	
Zero Gate Voltage Drain Current (V _{DS} = 20 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 20 Vdc, V _{GS} = 0 Vdc, T _J = 150°C)			- -	- -	1.5 10	μAdc
Gate-Body Leakage Current (V _{GS}	$_{S} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)			1.0	1.5 4.1	2.0	Vdc mV/°C
Static Drain-to-Source On-Resist $(V_{GS} = 4.5 \text{ Vdc}, I_D = 15 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 20 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 30 \text{ Adc})$	R _{DS(on)}	- - -	11.2 8.0 8.2	12.5 10.5	mΩ	
Forward Transconductance (V _{DS}	= 10 Vdc, I _D = 15 Adc) (Note 3)	9FS	-	27	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	948	1330	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	456	640	
Transfer Capacitance	,	C _{rss}	-	160	225	
SWITCHING CHARACTERISTICS	(Note 4)					
Turn-On Delay Time		t _{d(on)}	-	7.0	-	ns
Rise Time	(V _{GS} = 10.0 Vdc, V _{DD} = 10 Vdc,	t _r	-	53	-	
Turn-Off Delay Time	$I_D = 30 \text{ Adc}, R_G = 3.0 \Omega)$	t _{d(off)}	-	14	-	
Fall Time		t _f	-	10	-	
Gate Charge		Q_{T}	-	8.4 -	-	nC
	$(V_{GS} = 4.5 \text{ Vdc}, I_D = 30 \text{ Adc}, V_{DS} = 10 \text{ Vdc}) \text{ (Note 3)}$	Q1	-	3.7	-	
		Q2	-	4.04	-	
SOURCE-DRAIN DIODE CHARA	CTERISTICS					
Forward On-Voltage	(I _S = 20 Adc, V _{GS} = 0 Vdc) (Note 3) (I _S = 30 Adc, V _{GS} = 0 Vdc) (I _S = 15 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}	- - -	0.88 1.10 0.80	1.2 - -	Vdc
Reverse Recovery Time		t _{rr}	-	15.5	-	ns
	$(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s}) \text{ (Note 3)}$	t _a	-	12.6	-	
	3.1. 11 1,11,1	t _b	-	2.6	-	
Reverse Recovery Stored Charge		Q _{rr}	-	0.005	-	μС

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Temperature





Figure 5. On-Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage



GATE-T O-SOURCE OR DRAIN-TO-SOURCE VOLTAGE

Figure 7. Capacitance Variation

Q_g, TOTAL GATE CHARGE (nC)

Figure 8. Gate-to-Source and Drain-to-Source

Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Thermal Response

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS


Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O





	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180	0.180 BSC		BSC	
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29	BSC	
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
כ	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

PACKAGE DIMENSIONS

DPAK CASE 369D-01 **ISSUE O**





NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090 BSC		2.29	2.29 BSC	
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2:

- PIN 1. GATE
 - DRAIN 2. 3. SOURCE
 - DRAIN

ON Semiconductor and War registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.