

# MC100LVEP210

## Product Preview

### Low-Voltage 1:5 Dual Diff. LVECL/LVPECL/LVEPECL/HSTL Clock Driver

The MC100LVEP210 is a low skew 1-to-5 dual differential driver, designed with clock distribution in mind. The LVECL/LVPECL input signals can be either differential or single-ended if the  $V_{BB}$  output is used. The signal is fanned out to 5 identical differential outputs. HSTL inputs can be used when the EP210 is operating in LVPECL mode.

The LVEP210 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot.

To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into  $50\Omega$  even if only one side is being used. When fewer than all ten pairs are used, identically terminate all the output pairs on the same package side whether used or unused. If no outputs on a single side are used, then leave these outputs open (unterminated). This will maintain minimum output skew. Failure to do this will result in a 10–20ps loss of skew margin (propagation delay) in the output(s) in use.

The MC100LVEP210, as with most other LVECL devices, can be operated from a positive  $V_{CC}$  supply in LVPECL mode. This allows the LVEP210 to be used for high performance clock distribution in +3.3V or +2.5V systems. Single ended input operation is limited to a  $V_{CC} \geq 3.0V$  in PECL mode, or  $V_{EE} \leq -3.0V$  in ECL mode.

Designers can take advantage of the LVEP210's performance to distribute low skew clocks across the backplane or the board. In a LVPECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D.

- 100ps Part-to-Part Skew
  - 35ps Output-to-Output Skew
  - Differential Design
  - $V_{BB}$  Output
  - 475ps Typical Propagation Delay
  - High Bandwidth to 1.5GHz Typical
  - LVPECL and HSTL mode: 2.375V to 3.8V  $V_{CC}$  with  $V_{EE} = 0V$
  - LVECL mode: 0V  $V_{CC}$  with  $V_{EE} = -2.375V$  to  $-3.8V$
  - Internal Input Resistors: Pulldown on D,  $\overline{D}$
  - Pullup and Pulldown on  $\overline{CLK}$
  - ESD Protection: >2KV HBM, >100V MM
  - Moisture Sensitivity Level 2
- For Additional Information, See Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
  - Transistor Count = 461 devices

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



**ON Semiconductor**


Formerly a Division of Motorola

<http://onsemi.com>



**32-LEAD TQFP**  
**FA SUFFIX**  
**CASE 873A**

#### MARKING DIAGRAM\*



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week

\*For additional information, see Application Note AND8002/D

#### ORDERING INFORMATION

Device	Package	Shipping
MC100LVEP210FA	TQFP	250 Units/Tray
MC100LVEP210FAR2	TQFP	2000 Tape & Reel

# MC100LVEP210




Figure 1. 32-Lead TQFP Pinout (Top View)

Warning: All V<sub>CC</sub> and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

PIN DESCRIPTION	
PIN	FUNCTION
CLKn/CLKn	LVECL/LVPECL/HSTL CLK Inputs
Qn0:4/Qn0:4	LVECL/LVPECL Outputs
VBB	Reference Voltage Output
VCC	Positive Supply
VEE	Negative, 0 Supply




Figure 2. Logic Symbol

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>EE</sub>	Power Supply (V <sub>CC</sub> = 0V)	−6.0 to 0	VDC
V <sub>CC</sub>	Power Supply (V <sub>EE</sub> = 0V)	6.0 to 0	VDC
V <sub>I</sub>	Input Voltage (V <sub>CC</sub> = 0V, V <sub>I</sub> not more negative than V <sub>EE</sub> )	−6.0 to 0	VDC
V <sub>I</sub>	Input Voltage (V <sub>EE</sub> = 0V, V <sub>I</sub> not more positive than V <sub>CC</sub> )	6.0 to 0	VDC
I <sub>out</sub>	Output Current Continuous Surge	50 100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source Current†	± 0.5	mA
T <sub>A</sub>	Operating Temperature Range	−40 to +85	°C
T <sub>stg</sub>	Storage Temperature	−65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient) Still Air 500lfpm	80 55	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	12 to 17	°C/W
T <sub>sol</sub>	Solder Temperature (<2 to 3 Seconds: 245°C desired)	265	°C

\* Maximum Ratings are those values beyond which damage to the device may occur.

† Use for inputs of same package only.

# MC100LVEP210

## DC CHARACTERISTICS, ECL/LVECL ( $V_{CC} = 0V$ ; $V_{EE} = -3.3(+0.925, -0.5)V$ ) (Note 5.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
IEE	Power Supply Current (Note 1.)					70					mA
VOH	Output HIGH Voltage (Note 2.)	-1135	-1060	-885	-1070	-945	-820	-1010	-885	-760	mV
VOL	Output LOW Voltage (Note 2.)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
VIH	Input HIGH Voltage Single Ended	-1210		-885	-1145		-820	-1085		-760	mV
VIL	Input LOW Voltage Single Ended	-1935		-1610	-1870		-1545	-1810		-1485	mV
VBB	Output Voltage Reference (Note 3.)	-1510	-1410	-1310	-1445	-1345	-1245	-1385	-1285	-1185	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 4.)	$V_{EE}+1.2$		0.0	$V_{EE}+1.2$		0.0	$V_{EE}+1.2$		0.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

1.  $V_{CC} = 0V$ ,  $V_{EE} = V_{EEmin}$  to  $V_{EEmax}$ , all other pins floating.
2. All loading with 50 ohms to  $V_{CC}-2.0$  volts.
3. Single ended input operation is limited  $V_{EE} \leq -3.0V$  in ECL/LVECL mode.
4.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .
5. Input and output parameters vary 1:1 with  $V_{CC}$ .

## DC CHARACTERISTICS, LVPECL ( $V_{CC} = 3.3V \pm 0.5V$ , $V_{EE} = 0V$ ) (Note 10.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
IEE	Power Supply Current (Note 6.)					70					mA
VOH	Output HIGH Voltage (Note 7.)	2165	2240	2415	2230	2355	2480	2290	2415	2540	mV
VOL	Output LOW Voltage (Note 7.)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
VIH	Input HIGH Voltage Single Ended	2090		2415	2155		2480	2215		2540	mV
VIL	Input LOW Voltage Single Ended	1365		1690	1430		1755	1490		1815	mV
VBB	Output Voltage Reference (Note 8.)	1790	1890	1990	1855	1955	2055	1915	2015	2115	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 9.)	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

6.  $V_{CC} = 3.3V \pm 0.5V$ ,  $V_{EE} = 0V$ , all other pins floating.
7. All loading with 50 ohms to  $V_{CC}-2.0$  volts.
8. Single ended input operation is limited  $V_{CC} \geq -3.0V$  in PECL mode.
9.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .
10. Input and output parameters vary 1:1 with  $V_{CC}$ .

# MC100LVEP210

## DC CHARACTERISTICS, LVEPECL ( $V_{CC} = 2.5V \pm 0.125V$ , $V_{EE} = 0V$ ) (Note 14.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
IEE	Power Supply Current (Note 11.)					70					mA
VOH	Output HIGH Voltage (Note 12.)	1365	1440	1615	1430	1555	1680	1490	1615	1740	mV
VOL	Output LOW Voltage (Note 12.)	565	690	815	630	755	880	690	815	940	mV
VIH	Input HIGH Voltage Single Ended	1290		1615	1355		1680	1415		1740	mV
VIL	Input LOW Voltage Single Ended	565		890	630		955	690		1015	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 13.)	1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current $\overline{CLK}$	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 100EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

11.  $V_{CC} = 2.5V$ ,  $V_{EE} = 0V$ , all other pins floating.

12. All loading with 50 ohms to  $V_{EE}$ .

13.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .

14. Input and output parameters vary 1:1 with  $V_{CC}$ .

## DC CHARACTERISTICS, HSTL ( $V_{CC} = 2.5(-0.125, +1.3)V$ , $V_{EE} = 0V$ )

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
VIH	Input HIGH Voltage				1200						mV
VIL	Input LOW Voltage						400				mV
V <sub>CC</sub>	Input Crossover Voltage				680		900				mV
ICC	Power Supply Current (Note 15.)		100			100			100		mA

15.  $V_{CC} = 2.375V$  to  $3.8V$ ,  $V_{EE} = 0V$ , all other pins floating.

## AC CHARACTERISTICS ( $V_{CC} = 0V$ ; $V_{EE} = -2.5V$ to $-3.8V$ ) or ( $V_{CC} = 2.5V$ to $3.8V$ ; $V_{EE} = 0V$ )

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f <sub>maxLVPECL</sub>	Maximum Toggle Frequency for LVECL and LVPECL (Note 16.)					1.5					GHz
f <sub>maxHSTL</sub>	Maximum Toggle Frequency for HSTL (Note 16.)					250					MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Differential					475					ps
t <sub>SKEW</sub>	Within Device Skew Duty Cycle Skew (Note 17.)		TBD TBD			35 100			TBD TBD		ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
V <sub>PP</sub>	Input Voltage Swing (Diff.)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)					180 180					ps


16.  $F_{max}$  guaranteed for functionality only.

17. Skew is measured between outputs under identical transitions of similar paths through a device. Duty cycle skew is defined only for differential operation when the delays are measured from the crosspoint of the inputs to the crosspoint of the outputs.

# MC100LVEP210

## PACKAGE DIMENSIONS


TQFP  
FA SUFFIX  
32-LEAD PLASTIC PACKAGE  
CASE 873A-02  
ISSUE A



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.000 BSC		0.276 BSC	
A1	3.500 BSC		0.138 BSC	
B	7.000 BSC		0.276 BSC	
B1	3.500 BSC		0.138 BSC	
C	1.400	1.600	0.055	0.063
D	0.300	0.450	0.012	0.018
E	1.350	1.450	0.053	0.057
F	0.300	0.400	0.012	0.016
G	0.800 BSC		0.031 BSC	
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12° REF		12° REF	
N	0.090	0.160	0.004	0.006
P	0.400 BSC		0.016 BSC	
Q	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	9.000 BSC		0.354 BSC	
S1	4.500 BSC		0.177 BSC	
V	9.000 BSC		0.354 BSC	
V1	4.500 BSC		0.177 BSC	
W	0.200 REF		0.008 REF	
X	1.000 REF		0.039 REF	

## **Notes**

## **Notes**

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

### EUROPE: LDC for ON Semiconductor – European Support

**German Phone:** (+1) 303-308-7140 (M–F 2:30pm to 5:00pm Munich Time)  
**Email:** ONlit-german@hibbertco.com  
**French Phone:** (+1) 303-308-7141 (M–F 2:30pm to 5:00pm Toulouse Time)  
**Email:** ONlit-french@hibbertco.com  
**English Phone:** (+1) 303-308-7142 (M–F 1:30pm to 5:00pm UK Time)  
**Email:** ONlit@hibbertco.com

### ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

**Phone:** 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)  
Toll Free from Hong Kong 800-4422-3781  
**Email:** ONlit-asia@hibbertco.com

### JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549  
**Phone:** 81-3-5740-2745  
**Email:** r14525@onsemi.com

**Fax Response Line:** 303-675-2167  
800-344-3810 Toll Free USA/Canada

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.