Product Preview **4:1 Differential Multiplexer**

The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can also be used as a differential 2:1 multiplexer with SEL0 input selecting between D0 and D1. The fully differential architecture of the EP57 makes it ideal for use in low skew applications such as clock distribution.

The SEL1 is the most significant select line. The binary number applied to the select inputs will select the same numbered data input (i.e., 00 selects D0).

Multiple V_{BB} outputs are provided for single-ended or AC coupled interfaces. In these scenarios, the V_{BB} output should be connected to the data bar inputs and bypassed via a 0.01μ F capacitor to ground. Note that the V_{BB} output can source/sink up to 0.5mA of current without upsetting the voltage level. All V_{CC} and V_{EE} pins must be externally connected to power supply to guarantee proper operation

- 350ps Typical Propagation Delays
- Typical Frequency 3.0GHz
- 20-Lead TSSOP Package
- PECL mode: 3.0V to 5.5V V_{CC} with $V_{EE} = 0V$
- ECL mode: 0V V_{CC} with $V_{EE} = -3.0V$ to -5.5V
- Internal Input Resistors: Pulldown on D, \overline{D}
- Q Output will default LOW with inputs open or at V_{EE}
- ESD Protection: >2KV HBM, >100V MM
- VBB Outputs
- New Differential Input Common Mode Range
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack. For Additional Information, See Application Note AND8003/D
- Useful as Either 4:1 or 2:1 Multiplexer
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 584 devices



This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor

Formerly a Division of Motorola http://onsemi.com



DT SUFFIX CASE 948E

MARKING DIAGRAM



*For additional information, see Application Note AND8002/D

PIN DESCRIPTION									
PIN	FUNCTION								
D0–3, D0–3 ECL Diff. Data Inputs									
SEL0, 1	ECL Mux Select Inputs								
V_{BB1}, V_{BB2}	ECL Reference Output Voltage								
Q, \overline{Q}	ECL Data Outputs								
VCC	Positive Supply								
VEE	Negative, 0 Supply								

FUNCTION TABLE

SEL1	SEL0	DATA OUT
L	L	D0, <u>D0</u>
L	H	D1, <u>D1</u>
H	L	D2, <u>D2</u>
H	H	D3, D3

ORDERING INFORMATION

Device	Package	Shipping
MC10EP57DT	TSSOP	75 Units/Rail
MC10EP57DTR2	TSSOP	2500 Tape & Reel
MC100EP57DT	TSSOP	75 Units/Rail
MC100EP57DTR2	TSSOP	2500 Tape & Reel

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{EE}	Power Supply (V _{CC} = 0V)	-6.0 to 0	VDC
VCC	Power Supply (V _{EE} = 0V)	6.0 to 0	VDC
VI	Input Voltage (V_{CC} = 0V, V_I not more negative than V_{EE})	-6.0 to 0	VDC
VI	Input Voltage (V _{EE} = 0V, V _I not more positive than V _{CC})	6.0 to 0	VDC
l _{out}	Output Current Continuous Surge	50 100	mA
I _{BB}	V _{BB} Sink/Source Current†	± 0.5	mA
T _A	Operating Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient) Still Air 500lfpm	140 100	°C/W
θJC	Thermal Resistance (Junction-to-Case)	23 to 41 ±5%	°C/W
T _{sol}	Solder Temperature (<2 to 3 Seconds: 245°C desired)	265	°C

* Maximum Ratings are those values beyond which damage to the device may occur.

† Use for inputs of same package only.

DC CHARACTERISTICS, ECL/LVECL ($V_{CC} = 0V$; $V_{EE} = -5.5V$ to -3.0V) (Note 4.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 1.)					48					mA
Vон	Output HIGH Voltage (Note 2.)	-1135	-1060	-885	-1070	-945	-820	-1010	-885	-760	mV
VOL	Output LOW Voltage (Note 2.)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
VIH	Input HIGH Voltage Single Ended	-1210		-885	-1145		-820	-1085		-760	mV
VIL	Input LOW Voltage Single Ended	-1935		-1610	-1870		-1545	-1810		-1485	mV
V _{BB}	Output Voltage Reference	-1510	-1410	-1310	-1445	-1345	-1245	-1385	-1285	-1185	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 3.)	VEE	+2.0	0.0	VEE	+2.0	0.0	VEE	+2.0	0.0	V
ЧН	Input HIGH Current			150			150			150	μA
Ι _Ι	Input LOW Current SEL, D D	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The NOTE: TOEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established in the above table after thermal equilibrium has been established.
V_{CC} = 0V, V_{EE} = V_{EEmin} to V_{EEmax}, all other pins floating.
All loading with 50 ohms to V_{CC}-2.0 volts.
V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.
Input and output parameters vary 1:1 with V_{CC}.

			–40°C 25°C								
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 5.)					48					mA
VOH	Output HIGH Voltage (Note 6.)	2165	2240	2415	2230	2355	2480	2290	2415	2540	mV
VOL	Output LOW Voltage (Note 6.)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
VIH	Input HIGH Voltage Single Ended	2090		2415	2155		2480	2215		2540	mV
VIL	Input LOW Voltage Single Ended	1365		1690	1430		1755	1490		1815	mV
V _{BB}	Output Voltage Reference	1790	1890	1990	1855	1955	2055	1915	2015	2115	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 7.)	2.0		3.3	2.0		3.3	2.0		3.3	V
IН	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current SEL, D D	0.5 -150			0.5 -150			0.5 -150			μA

DC CHARACTERISTICS. LVPECL (VCC = $3.3V \pm 0.3V$. VFF = 0V) (Note 8.)

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

5. $V_{CC} = 3.3V$, $V_{EE} = 0V$, all other pins floating.

All loading with 50 ohms to V_{CC}-2.0 volts.
 V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.

8. Input and output parameters vary 1:1 with V_{CC} .

DC CHARACTERISTICS, PECL ($V_{CC} = 5.0V \pm 0.5V$, $V_{EE} = 0V$) (Note 12.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 9.)					48					mA
Vон	Output HIGH Voltage (Note 10.)	3865	3940	4115	3930	4055	4180	3990	4115	4240	mV
VOL	Output LOW Voltage (Note 10.)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
VIH	Input HIGH Voltage Single Ended	3790		4115	3855		4180	3915		4240	mV
VIL	Input LOW Voltage Single Ended	3065		3390	3130		3455	3190		3515	mV
VBB	Output Voltage Reference	3490	3590	3690	3555	3655	3755	3615	3715	3815	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 11.)	2.0		5.0	2.0		5.0	2.0		5.0	V
Чн	Input HIGH Current			150			150			150	μΑ
ΙL	Input LOW Current SEL, D D	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

9. V_{CC} = 5.0V, V_{EE} = 0V, all other pins floating. 10. All loading with 50 ohms to V_{CC}-2.0 volts.

11. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC.

12. Input and output parameters vary 1:1 with V_{CC} .

AC CHARACTERISTICS ($V_{CC} = 0V$; $V_{EE} = -3.0V$ to -5.5V) or ($V_{CC} = 3.0V$ to 5.5V; $V_{EE} = 0V$)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fmax	Maximum Toggle Frequency (Note 13.)					3.0					GHz
^t PLH, ^t PHL	Propagation Delay to Output Differential D->Q, Q (Diff) D->Q, Q (SE) SEL->Q, Q COM_SEL->Q, Q		TBD TBD TBD TBD			350 350 410 410			TBD TBD TBD TBD		ps
^t SKEW	Within–Device Skew (Note 14.) Duty Cycle Skew (Note 15.)		TBD TBD			TBD TBD			TBD TBD		ps
^t JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
VPP	Input Voltage Swing (Diff.)	150	800	1200	150	800	1200	150	800	1200	mV
t _r t _f	Output Rise/Fall TimesQ, \overline{Q} (20% - 80%)Q, \overline{Q}		TBD TBD			120 110			TBD TBD		ps

13. F_{max} guaranteed for functionality only.
14. Within–Device Skew is defined as identical transitions on similar paths through a device.

15. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

PACKAGE DIMENSIONS



DTES						
1.	DIMENSIONING	AND	TOLERA	NCING	PER	ANSI

Y14.5M. 1982.

- 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- EACEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
- MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

TERMINAL NUMBERS ARE SHOWN REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	6.40	6.60	0.252	0.260		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	F 0.50 0.75		0.020	0.030		
G	0.65	BSC	0.026 BSC			
Н	0.27	0.37	0.011	0.015		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
К	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40	BSC	0.252	BSC		
Μ	0°	8°	0°	8°		

Notes

Notes

ON Semiconductor and without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" parameters, solut could create a situation by customer's technical experts. SCILLC products for surgical implant into the body, or other applications in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distibutors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employee.

PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada **Email:** ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

Fax Response Line: 303–675–2167 800–344–3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.