

LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

FEATURES:


- 5V operation
- Low noise CMOS level outputs
- < 500ps output skew, Q0–Q4
- 2xQ output, Q outputs, Q output, Q/2 output
- Outputs 3-state and reset while OE/RST low
- PLL disable feature for low frequency testing
- Internal loop filter RC network
- Functional equivalent to Motorola MC88915
- Positive or negative edge synchronization (PE)
- Balanced drive outputs ±36mA
- 160MHz maximum frequency (2xQ output)
- Available in QSOP and PLCC packages

DESCRIPTION

The QS5919 Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs. Eight outputs are available: 2xQ, Qo-Q4, Q5, Q/2. Careful layout and design ensure < 500ps skew between the Qo-Q4, and Q/2 outputs. The QS5919 includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. Various combinations of feedback and a divide-by-2 in the VCO path allow applications to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by the PLL_EN signal to allow low frequency or DC testing. The LOCK output asserts to indicate when phase lock has been achieved. The QS5919 is designed for use in high-performance workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks.

For more information on PLL clock driver products, see Application Note AN-227.

FUNCTIONAL BLOCK DIAGRAM




1

INDUSTRIAL TEMPERATURE RANGE

JULY 2000

PINCONFIGURATION



QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Rating | Max. | Unit | |
|----------|---------------------------|------------|-------------|----|
| AVDD/VDD | Supply Voltage to Ground | –0.5 to +7 | V | |
| VIN | DC Input Voltage VIN | –0.5 to +7 | V | |
| | Maximum Power QSOP | | 655 | mW |
| | Dissipation (TA = 85°C) | PLCC | 770 | mW |
| Tstg | Storage Temperature Range | | -65 to +150 | °C |

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ($T_A = 25^{\circ} C$, f = 1MHz, $V_{IN} = 0V$)

| | QSOP | | PLCC | | |
|-----------|------|------|------|------|------|
| Parameter | Тур. | Max. | Тур. | Max. | Unit |
| CIN | 3 | 4 | 4 | 6 | pF |



PLCC

TOP VIEW

PIN DESCRIPTION

| Pin Name | I/O | Description |
|----------|-----|---|
| SYNC0 | I | Reference clock input |
| SYNC1 | I | Reference clock input |
| REF_SEL | I | Reference clock select. When 1, selects SYNC1. When 0, selects SYNC0. |
| FREQ_SEL | I | VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency. |
| FEEDBACK | Ι | PLL feedback input which is connected to a user selected output pin. External feedback provides flexibility for different output frequency relationships. See the Frequency Selection Table for more information. |
| Q0 -Q4 | 0 | Clock outputs |
| Q5 | 0 | Clock output. Matched in frequency, but inverted with respect to Q. |
| 2xQ | 0 | Clock output. Matched in phase, but frequency is double the Q frequency. |
| Q/2 | 0 | Clock output. Matched in phase, but frequency is half the Q frequency. |
| LOCK | 0 | PLL lock indication signal. 1 indicates positive lock. 0 indicates that the PLL is not locked and outputs may not be synchronized to the inputs. |
| OE/RST | I | Output enable/asynchronous reset. Resets all output registers. When 0, all outputs are held in a tri-stated condition. When 1, outputs are enabled. |
| PLL_EN | I | PLL enable. Enables and disables the PLL. Useful for testing purposes. |
| PE | I | When PE is LOW, outputs are synchronized with the positive edge of SYNC. When HIGH, outputs are synchronized with the negative edge of SYNC. |
| Vdd | _ | Power supply for output buffers. |
| AVDD | _ | Power supply for phase lock loop and other internal circuitries. |
| GND | _ | Ground supply for output buffers. |
| AGND | _ | Ground supply for phase lock loop and other internal circuitries. |

OUTPUT FREQUENCY SPECIFICATIONS

Industrial: TA = -40° C to $+85^{\circ}$ C, AV_{DD}/V_{DD} = $5.0V \pm 10\%$

| Symbol | Description | - 55 | - 70 | - 100 | - 133 | - 160 | Units |
|----------|----------------------------|-------|------|-------|-------|-------|-------|
| Fmax_2xq | Max Frequency, 2xQ | 55 | 70 | 100 | 133 | 160 | MHz |
| Fmax_Q | Max Frequency, Qo - Q4, Q5 | 27.5 | 35 | 50 | 66.5 | 80 | MHz |
| Fmax_Q/2 | Max Frequency, Q/2 | 13.75 | 17.5 | 25 | 33.25 | 40 | MHz |
| Fmin_2xq | Min Frequency, 2xQ | 20 | 20 | 20 | 20 | 20 | MHz |
| Fmin_q | Min Frequency, Q0 - Q4, Q5 | 10 | 10 | 10 | 10 | 10 | MHz |
| Fmin_Q/2 | Min Frequency, Q/2 | 5 | 5 | 5 | 5 | 5 | MHz |

FREQUENCY SELECTION TABLE

| | Output Used for | SYNC (MHz) (allowable range) ⁽¹⁾ | | | Output Frequency | / Relationships ⁽²⁾ | |
|----------|------------------|--|--------------|------------|------------------|--------------------------------|------------|
| FREQ_SEL | Feedback | Min. | Max | Q/2 | <u>Q</u> 5 | Q0 - Q4 | 2XQ |
| HIGH | Q/2 | Fmin_Q/2 | Fmax _Q/2 | SYNC | – SYNC X 2 | SYNC X 2 | SYNC X 4 |
| HIGH | Q0 -Q4 | Fmin_q | Fmax _Q | SYNC / 2 | – SYNC | SYNC | SYNC X 2 |
| HIGH | $\overline{Q_5}$ | Fmin_q | Fmax_q | – SYNC / 2 | SYNC | – SYNC | – SYNC X 2 |
| HIGH | 2xQ | Fmin_2xq | Fmax _2xq | SYNC / 4 | – SYNC / 2 | SYNC / 2 | SYNC |
| LOW | Q/2 | Fmin_Q/2 /2 | Fmax _0/2 /2 | SYNC | – SYNC X 2 | SYNC X 2 | SYNC X 4 |
| LOW | Q0 -Q4 | Fmin_q /2 | Fmax_q /2 | SYNC / 2 | – SYNC | SYNC | SYNC X 2 |
| LOW | <u>Q</u> 5 | Fmin_q /2 | Fmax _Q /2 | – SYNC / 2 | SYNC | – SYNC | – SYNC X 2 |
| LOW | 2xQ | Fmin_2xq /2 | Fmax _2xq /2 | SYNC / 4 | – SYNC / 2 | SYNC / 2 | SYNC |

NOTES:

1. Operation in the specified SYNC frequency range guarantees that the VCO will operate in its optimal range of 20MHz to FMAX_2xQ. Operation with Sync inputs outside specified frequency ranges may result in out-of-lock outputs. FREQ_SEL only affects VCO frequency and does not affect output frequencies.

2. The lock output pin (LOCK) may not indicate reliably for VCO frequencies below 30MHz.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, AVDD/VDD = $5.0V \pm 10\%$

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|--------|------------------------------|----------------------------------|------------|------|------|------|
| Vih | Input HIGH Voltage | Guaranteed Logic HIGH Level | 2 | _ | _ | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW Level | — | _ | 0.8 | V |
| Vон | Output HIGH Voltage | Iон = -36mA | VDD - 0.75 | _ | _ | V |
| | | Іон = −100μА | VDD - 0.2 | _ | _ | V |
| Vol | Output LOW Voltage | VDD = Min., IOL = 36mA | — | _ | 0.45 | V |
| | | $V_{DD} = Min., IOL = 100 \mu A$ | — | _ | 0.2 | V |
| Vн | Input Hysteresis | _ | — | 100 | _ | mV |
| loz | Output Leakage Current | Vout = VDD or GND, VDD = Max. | — | _ | 5 | μA |
| lin | Input Leakage Current | VIN = AVDD or GND, AVDD = Max. | — | _ | 5 | μA |
| IPD | Input Pull-Down Current (PE) | AVDD = Max., VIN = AVDD | — | _ | 100 | μA |

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Тур. | Max. | Unit |
|--------|---|--|------|------|--------|
| Iddq | Quiescent Power Supply Current | $VDD = Max., OE/\overline{RST} = LOW,$ | | 1.5 | mA |
| | | SYNC = LOW, All outputs unloaded | | | |
| ΔIDD | Power Supply Current per Input HIGH | VDD = Max., VIN = 3.4V | 0.4 | 1.5 | mA |
| Iddd | Dynamic Power Supply Current ⁽¹⁾ | VDD = Max., CL = 0pF | 0.2 | 0.4 | mA/MHz |

NOTE:

1. Relative to the frequency of Q outputs.

INPUT TIMING REQUIREMENTS

| Symbol | Description ⁽¹⁾ | | Max. | Unit |
|--------|--|-----|-----------|------|
| tr, tr | Maximum input rise and fall times, 0.8V to 2V | — | 3 | ns |
| Fi | Input Clock Frequency, SYNCo, SYNC1 ⁽¹⁾ | 2.5 | Fmax _2xq | MHz |
| tpwc | Input clock pulse, HIGH or LOW ⁽²⁾ | 2 | _ | ns |
| Dн | Duty cycle, SYNCo, SYNC1 ⁽²⁾ | 25 | 75 | % |

NOTES:

1. See Output Frequency and Frequency Selection tables for more detail on allowable SYNC input frequencies for different speed grades with different FEEDBACK and FREQ_SEL combinations.

2. Where pulse witch implied by DH is less than twpc limit, twpc limit applies

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter ⁽¹⁾ | Min. | Max. | Unit |
|----------------|---|-------------|-------------|------|
| t SKR | Output Skew Between Rising Edges, Q0-Q4 and Q/2 ⁽²⁾ | _ | 500 | ps |
| t SKF | Output Skew Between Falling Edges, Qo-Q4 and Q/2 ⁽²⁾ | - | 500 | ps |
| t SKALL | Output Skew, All Outputs (2,5) | _ | 750 | ps |
| tpw | Pulse Width, 2xQ output, >40MHz | Тсу/2 — 0.4 | Тсү/2 + 0.4 | ns |
| tpw | Pulse Width, Qo-Q4, Q5, Q/2 outputs, 80MHz | Тсу/2 — 0.4 | Тсү/2 + 0.4 | ns |
| tı | Cycle-to-Cycle Jitter (4) | - 0.15 | 0.15 | ns |
| tpd | SYNC Input to Feedback Delay ⁽⁶⁾ | - 500 | 0 | ps |
| tlock | SYNC to Phase Lock | - | 10 | ms |
| tрzн | Output Enable Time, OE/RST LOW to HIGH (3) | 0 | 14 | ns |
| tpzl | | | | |
| tphz | Output Disable Time, OE/RST HIGH to LOW (3) | 0 | 14 | ns |
| tplz | | | | |
| tR, tF | Output Rise/Fall Times, 0.2VDD ~ 0.8VDD | 0.3 | 2.5 | ns |

NOTES:

1. See Test Loads and Waveforms for test load and termination.

2. Skew specifications apply under identical environments (loading, temperature, VDD, device speed grade).


3. Measured in open loop mode $PLL_EN = 0$.

4. Jitter is characterized with Q output at 20MHz. See Frequency Selection Table for information on proper FREQ_SEL level for specified input frequencies.

5. Skew measured at selected synchronization edge.

6. tPD measured at device inputs at 1.5V, Q output at 80MHz.


AC TEST LOADS AND WAVEFORMS



ENABLE AND DISABLE TIMES

TEST CIRCUIT 1 is used for output enable/disable parameters. TEST CIRCUIT 2 is used for all other timing parameters.

AC TIMING DIAGRAM




NOTES:

- 1. AC Timing Diagram applies to Q output connected to FEEDBACK and $\overline{PE} = GND$. For $\overline{PE} = V_{DD}$, the negative edge of FEEDBACK aligns with the negative edge of SYNC input, and the negative edges of the multiplied and divided outputs align with the negative edge of SYNC.
- 2. All parameters except tPD are measured at 0.5VDD; tPD is measured at 1.5V.

PLLOPERATION

The Phase Locked Loop (PLL) circuit included in the QS5919 provides for replication of incoming SYNC clock signals. Any manipulation of that signal, such as frequency multiplying or inversion is performed by digital logic following the PLL (see the block diagram). The key advantage of the PLL circuit is to provide an effective zero propagation delay between the output and input signals. In fact, adding delay circuits in the feedback path, 'propagation delay' can even be negative! A simplified schematic of the QS5919 PLL circuit is shown below.


SIMPLIFIED DIAGRAM OF QS5919 FEEDBACK



The phase difference between the output and the input frequencies feeds the VCO which drives the outputs. Whichever output is fed back, it will stabilize at the same frequency as the input. Hence, this is a true negative feedback closed loop system. In most applications, the output will optimally have zero phase shift with respect to the input. In fact, the internal loop filter on the QS5919 typically provides within 150ps of phase shift between input and output.

If the user wishes to vary the phase difference (typically to compensate for backplane delays), this is most easily accomplished by adding delay circuits to the feedback path. The respective output used for feedback will be advanced by the amount of delay in the feedback path. All other outputs will retain their proper relationships to that output.

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459